Approaches for reducing power consumption in VLSI bus circuits

被引：0

作者：

Asada, Kunihiro ^{[1
]}

Ikeda, Makoto ^{[1
]}

Komatsu, Satoshi ^{[1
]}

机构：

[1] Univ of Tokyo, Tokyo, Japan

来源：

IEICE Transactions on Electronics | 2000年 / E83-C卷 / 02期

关键词：

Amplifiers (electronic) - Capacitance - CMOS integrated circuits - Crosstalk - Electric inverters - Electric power supplies to apparatus - Mathematical models - Power integrated circuits - Resistors - Spurious signal noise - Standby power systems;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper summarizes power reduction methods applicable for VLSI bus systems in terms of reduction of signal swing, effective capacitance reduction and reduction of signal transition, which have been studied in author's research group. In each method the basic concept is reviewed quickly along with some examples of its application. A future perspective is also described in conclusion.

引用

页码：153 / 160

共 50 条

[1] Approaches for reducing power consumption in VLSI bus circuits
Asada, K
Ikeda, M
Komatsu, S
IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02): : 153 - 160
[2] Bus architecture for low-power VLSI digital circuits
Cardarilli, GC
Salmeri, M
Salsano, A
Simonelli, O
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 21 - 24
[3] RC power bus maximum voltage drop in digital VLSI circuits
Bai, G
Bobba, S
Hajj, IN
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 257 - 258
[4] Basic Approaches for Reducing Power Consumption in Finite State Machine Circuits-A Review
Barkalov, Alexander
Titarenko, Larysa
Bieganowski, Jacek
Krzywicki, Kazimierz
APPLIED SCIENCES-BASEL, 2024, 14 (07):
[5] RC power bus maximum voltage drop in digital VLSI circuits
Bai, G
Bobba, S
Hajj, IN
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 205 - 210
[6] Technique for reducing power consumption in CMOS circuits
Girard, P
Landrault, C
Pravossoudovitch, S
Severac, D
ELECTRONICS LETTERS, 1997, 33 (06) : 485 - 486
[7] Reducing Power Consumption with Relaxed Quasi Delay-Insensitive Circuits
LaFrieda, Christopher
Manohar, Rajit
ASYNC: 2009 15TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2009, : 201 - 210
[8] Reducing Power Consumption in Asynchronous MTNCL Circuits through Selective Sleep
Sherrill, Cole
Tennant, Michael
Di, Jia
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 29 - 32
[9] Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits
Alvandpour, A
Larsson-Edefors, P
Svensson, C
1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 245 - 249
[10] A Novel Partitioned Encoding Scheme for Reducing Total Power Consumption of Parallel Bus
Kamal, Mehdi
Koohi, Somayyeh
Hessabi, Shaahin
ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 90 - 97

← 1 2 3 4 5 →