Approaches for reducing power consumption in VLSI bus circuits

被引：0

作者：

Asada, Kunihiro ^{[1
]}

Ikeda, Makoto ^{[1
]}

Komatsu, Satoshi ^{[1
]}

机构：

[1] Univ of Tokyo, Tokyo, Japan

来源：

IEICE Transactions on Electronics | 2000年 / E83-C卷 / 02期

关键词：

Amplifiers (electronic) - Capacitance - CMOS integrated circuits - Crosstalk - Electric inverters - Electric power supplies to apparatus - Mathematical models - Power integrated circuits - Resistors - Spurious signal noise - Standby power systems;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper summarizes power reduction methods applicable for VLSI bus systems in terms of reduction of signal swing, effective capacitance reduction and reduction of signal transition, which have been studied in author's research group. In each method the basic concept is reviewed quickly along with some examples of its application. A future perspective is also described in conclusion.

引用

页码：153 / 160

共 50 条

[21] PAD ASSIGNMENT FOR POWER NETS IN VLSI CIRCUITS
MAREKSADOWSKA, M
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (04) : 550 - 560
[22] ACCURATE SIMULATION OF POWER DISSIPATION IN VLSI CIRCUITS
KANG, SM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 889 - 891
[23] A COMBINATORIAL LIMIT TO THE COMPUTING POWER OF VLSI CIRCUITS
VUILLEMIN, J
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (03) : 294 - 300
[24] Low Power Design of VLSI Circuits and Systems
Hao, Peiyi
Wang, Hongfeng
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 17 - +
[25] POWER DISTRIBUTION TECHNIQUES FOR VLSI CIRCUITS.
Song, William S.
Glasser, Lance A.
1600, (SC-21):
[26] A novel bus encoding technique for low power VLSI
Natesan, J
Radhakrishnan, D
ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 54 - 59
[27] Smart power approaches VLSI complexity
Contiero, C
Galbiati, P
Palmieri, M
Ricotti, G
Stella, R
ISPSD '98 - PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 1998, : 11 - 16
[28] Reducing communication overhead in distributed logic simulation of VLSI circuits
Guettaf, A
Bazargan-Sabet, P
PROCEEDINGS OF THE 1998 SUMMER COMPUTER SIMULATION CONFERENCE: SIMULATION AND MODELING TECHNOLOGY FOR THE TWENTY-FIRST CENTURY, 1998, : 278 - 283
[29] A novel technique for reducing leakage current of VLSI combinational circuits
Jaffari, J
Afzali-Kusha, A
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 207 - 210
[30] Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance
Bonnoit, Thierry
Zergainoh, Nacer-Eddine
Nicolaidis, Michael
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (08) : 1438 - 1451

← 1 2 3 4 5 →