Forwarding unit generation for loop pipelining in high-level synthesis

被引：0
|
作者：
Kusakabe, Shingo [1 ]
Seto, Kenshu [1 ]
机构：
[1] Tokyo City University, Setagaya,Tokyo,158-8557, Japan
来源：
IPSJ Transactions on System LSI Design Methodology | 2014年 / 7卷
关键词：
Dependence - Dependence analysis - Forwarding - High speed circuit - Loop pipelining - Memory access - Source code transformation - State-of-the-art techniques;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：119 / 124
相关论文
共 50 条
  • [31] Describing Methods for High-level Synthesis of Histogram Generation and Their Evaluation
    Yamawasaki, Moena
    Yamawaki, Akira
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2127 - 2130
  • [32] Synthesis of high-level requirements models for automatic test generation
    Gupta, P
    Cunning, SJ
    Rozenblit, JW
    EIGHTH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOP ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, PROCEEDINGS, 2001, : 76 - 82
  • [33] Use of computation-unit integrated memories in high-level synthesis
    Huang, Chao
    Ravi, Srivaths
    Raghunathan, Anand
    Jha, Niraj K.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) : 1969 - 1989
  • [34] Optimization Method for Unit Commitment in High-Level Wind Generation and Solar Power
    Saurabh, Saket
    Ahmed, MdIrfan
    ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 143 - 149
  • [35] High-level synthesis using computation-unit integrated memories
    Huang, C
    Ravi, S
    Raghunathan, A
    Jha, NK
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 783 - 790
  • [36] Loop shifting and compaction for the high-level synthesis of designs with complex control flow
    Gupta, S
    Dutt, N
    Gupta, R
    Nicolau, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 114 - 119
  • [37] Loop Optimizations of MGS-QRD Algorithm for FPGA High-Level Synthesis
    Tan, Chong Yearn
    Ooi, Chia Yee
    Ismail, Nordinah
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 138 - 143
  • [38] A High-Level Mapping of Cyberterrorism to the OODA Loop
    Veerasamy, Namosha
    PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION WARFARE AND SECURITY, 2010, : 352 - 360
  • [39] Synthesis of High-Level Decision Diagrams for Functional Test Pattern Generation
    Ubar, Raimund
    Raik, Jaan
    Karputkin, Anton
    Tombak, Mati
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 519 - +
  • [40] The application of high-level synthesis techniques for the generation of pipelined reprogrammable microcontrollers
    Benmohammed, M
    Rahmoune, A
    Kission, P
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 993 - 998
12345