Forwarding unit generation for loop pipelining in high-level synthesis

被引：0
|
作者：
Kusakabe, Shingo [1 ]
Seto, Kenshu [1 ]
机构：
[1] Tokyo City University, Setagaya,Tokyo,158-8557, Japan
来源：
IPSJ Transactions on System LSI Design Methodology | 2014年 / 7卷
关键词：
Dependence - Dependence analysis - Forwarding - High speed circuit - Loop pipelining - Memory access - Source code transformation - State-of-the-art techniques;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：119 / 124
相关论文
共 50 条
  • [21] Loop Coarsening in C-based High-Level Synthesis
    Schmid, Moritz
    Reiche, Oliver
    Hannig, Frank
    Teich, Juergen
    PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 166 - 173
  • [22] MLIR Loop Optimizations for High-Level Synthesis: a Case Study
    Curzel, Serena
    Jovic, Sofija
    Fiorito, Michele
    Tumeo, Antonino
    Ferrandi, Fabrizio
    PROCEEDINGS OF THE 2022 31ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PACT 2022, 2022, : 544 - 545
  • [23] HIGH-LEVEL SYNTHESIS OF A MULTITHREADED PROCESSOR FOR IMAGE GENERATION
    ONOYE, T
    MASAKI, T
    SHIRAKAWA, I
    HIRATA, H
    KIURA, K
    ASAHARA, S
    SAGISHIMA, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1995, E78A (03) : 322 - 330
  • [24] HIGH-LEVEL SYNTHESIS
    PAWLAK, A
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 261 - 261
  • [25] Leveraging Emerging Nonvolatile Memory in High-Level Synthesis with Loop Transformations
    Li, Shuangchen
    Li, Ang
    Zhe, Yuan
    Liu, Yongpan
    Li, Peng
    Sun, Guangyu
    Wang, Yu
    Yang, Huazhong
    Xie, Yuan
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 61 - 66
  • [26] Nested Loop Parallelization Using Polyhedral Optimization in High-Level Synthesis
    Suda, Akihiro
    Takase, Hideki
    Takagi, Kazuyoshi
    Takagi, Naofumi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (12) : 2498 - 2506
  • [27] Formalizing Loop-carried Dependencies in Coq for High-Level Synthesis
    Faissole, Florian
    Constantinides, George A.
    Thomas, David
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 315 - 315
  • [28] Optimizing Memory Hierarchy Allocation with Loop Transformations for High-Level Synthesis
    Cong, Jason
    Zhang, Peng
    Zou, Yi
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1229 - 1234
  • [29] Description method for high-level synthesis of histogram generation and their evaluation
    Yamasaki M.
    Yamawaki A.
    IEIE Transactions on Smart Processing and Computing, 2019, 8 (03): : 178 - 185
  • [30] Automated generation of a reprogrammable controller in a high-level synthesis environment
    Benmohammed, M
    Kission, P
    Jerraya, AA
    CARI'96 - PROCEEDINGS OF THE 3RD AFRICAN CONFERENCE ON RESEARCH IN COMPUTER SCIENCE, 1996, : 629 - 636
12345