Optimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique

被引：0
|
作者：
Singha, Souvik [1 ]
Mahanti, G.K. [1 ]
机构：
[1] Singha, Souvik
[2] Mahanti, G.K.
来源：
| 1600年 / American Scientific Publishers卷 / 01期
关键词：
Signal encoding - Buses - Encoding (symbols) - Energy efficiency - Error correction - Integrated circuit interconnects - Crosstalk;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：7 / 12
相关论文
共 50 条
  • [41] An efficient switching activity reduction technique for on-chip data bus
    Sathish, A.
    Madhavi Latha, M.
    Lalkishor, K.
    International Journal of Computer Science Issues, 2011, 8 (4 4-2): : 407 - 413
  • [42] Area and energy-efficient crosstalk avoidance codes for on-chip buses
    Sridhara, SR
    Ahmed, A
    Shanbhag, NR
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 12 - 17
  • [43] Dual low-power and crosstalk immune encoding scheme for on-chip data buses
    Khan, Z
    Erdogan, AT
    Arslan, T
    ELECTRONICS LETTERS, 2003, 39 (20) : 1436 - 1437
  • [44] A Phase-Based Approach for On-Chip Bus Architecture Optimization
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    COMPUTER JOURNAL, 2009, 52 (06): : 626 - 645
  • [45] A phase-based approach for on-chip bus architecture optimization
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    Computer Journal, 2009, 52 (06): : 626 - 645
  • [46] Energy Saving Method for On-Chip Data Bus Based on Bit Switching Activity Perception with Multi-encoding
    Zhang, Mingquan
    Gan, Zhihua
    Gu, Zhimin
    Zhang, Jizan
    SMART COMPUTING AND COMMUNICATION, SMARTCOM 2016, 2017, 10135 : 51 - 61
  • [47] Survey over On-Chip Buses for VLSI Architecture with Optimized Delay for Multiprocessor System Design
    Subathradevi, S.
    Vennila, C.
    2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2015, : 372 - 375
  • [48] A Skewed Repeater Bus architecture for on-chip energy reduction in microprocessors
    Khellah, M
    Ghoneima, M
    Tschanz, J
    Ye, YB
    Kurd, N
    Barkatullah, J
    Nimmagadda, S
    Ismail, Y
    De, V
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 253 - 257
  • [49] Spatial encoding circuit techniques for peak power reduction of on-chip high-performance buses
    Kaul, H
    Sylvester, D
    Anders, M
    Krishnamurthy, R
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 194 - 199
  • [50] Analysis of delay variation in encoded on-chip bus signaling under process variation
    Tuuna, Sampo
    Nigussie, Ethiopia
    Isoaho, Jouni
    Tenhunen, Hannu
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 228 - 234
12345