Optimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique

被引：0
|
作者：
Singha, Souvik [1 ]
Mahanti, G.K. [1 ]
机构：
[1] Singha, Souvik
[2] Mahanti, G.K.
来源：
| 1600年 / American Scientific Publishers卷 / 01期
关键词：
Signal encoding - Buses - Encoding (symbols) - Energy efficiency - Error correction - Integrated circuit interconnects - Crosstalk;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：7 / 12
相关论文
共 50 条
  • [21] Interconnect Area, Delay and Area-Delay Optimization for Multi-level Signaling On-Chip Bus
    Ching, Mai Y.
    Boon, Ang T.
    Yeong, Chin K.
    Rokhani, Fakhrul Z.
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1143 - 1146
  • [22] Delayed line bus scheme: A low-power bus scheme for coupled on-chip buses
    Ghoneima, M
    Ismail, Y
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 66 - 69
  • [23] Bounding bus delay and noise effects of on-chip inductance
    Linderman, M
    Harris, D
    Diaz, D
    SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 167 - 170
  • [24] Value-based bit ordering for energy optimization of on-chip global signal buses
    Sundaresan, Krishnan
    Mahapatra, Nihar R.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 622 - +
  • [25] New adaptive encoding schemes for switching activity balancing in on-chip buses
    Sithambaram, P.
    Macii, A.
    Macii, E.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 232 - +
  • [26] Low-power crosstalk avoidance encoding for on-chip data buses
    Zhang, Qingli
    Wang, Jinxiang
    Ye, Yizheng
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1611 - +
  • [27] Implementation of an on-chip bus bridge between heterogeneous buses with different clock frequencies
    Choi, S
    Kang, S
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 530 - 534
  • [28] On-chip bus encoding for LC cross-talk reduction
    Huang, JS
    Tu, SW
    Jou, JY
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 233 - 236
  • [29] Switching sensitive driver circuit to combat dynamic delay in on-chip buses
    Weerasekera, R
    Zheng, LR
    Pamunuwa, D
    Tenhunen, H
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 277 - 285
  • [30] Optimizing bus energy consumption of on-chip multiprocessors using frequent values
    Liu, C
    Sivasubramaniam, A
    Kandemir, M
    12TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2004, : 340 - 347
12345