Optimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique

被引：0
|
作者：
Singha, Souvik [1 ]
Mahanti, G.K. [1 ]
机构：
[1] Singha, Souvik
[2] Mahanti, G.K.
来源：
| 1600年 / American Scientific Publishers卷 / 01期
关键词：
Signal encoding - Buses - Encoding (symbols) - Energy efficiency - Error correction - Integrated circuit interconnects - Crosstalk;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：7 / 12
相关论文
共 50 条
  • [31] Optimizing bus energy consumption of on-chip multiprocessors using frequent values
    Liu, C
    Sivasubramaniam, A
    Kandemir, M
    JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (02) : 129 - 142
  • [32] Design and analysis of spatial encoding circuits for peak power reduction in on-chip buses
    Kaul, H
    Sylvester, D
    Anders, MA
    Krishnamurthy, RK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (11) : 1225 - 1238
  • [33] On-Chip Decoupling Capacitor Optimization Technique
    Sh, Melikyan Vazgen
    Karo, Safaryan H.
    Avetisyan, Aram, V
    Hakhverdyan, Tigran A.
    2017 IEEE 37TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2017, : 116 - 118
  • [34] Voltage-mode driver preemphasis technique for on-chip global buses
    Zhang, Liang
    Wilson, John M.
    Bashirullah, Rizwan
    Luo, Lei
    Xu, Jian
    Franzon, Paul D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (02) : 231 - 236
  • [35] Hybrid bus-invert coding for RLC coupling-aware on-chip buses
    Rahaman, Md. Sajjad
    Chowdhury, Masud H.
    2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1108 - 1111
  • [36] Energy delay optimization methodology for current-mode signaling for on-chip interconnects
    Irfansyah, Astria Nur
    Lehmann, Torsten
    Nooshabadi, Saeid
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 147 - +
  • [37] Energy efficient and high speed on-chip ternary bus
    Duan, Chunjie
    Khatri, Surtil P.
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1364 - +
  • [38] On-Chip Bus Signaling Using Passive Compensation
    Zhang, Yulei
    Zhang, Ling
    Deutsch, Alina
    Katopis, George A.
    Dreps, Daniel M.
    Buckwalter, James F.
    Kuh, Ernest S.
    Cheng, Chung-Kuan
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 29 - +
  • [39] An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection
    Katoh, Kentaroh
    Namba, Kazuteru
    Ito, Hideo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (05) : 804 - 817
  • [40] An On-Chip Delay Measurement Technique for Small-Delay Defect Detection Using Signature Registers
    Soma, Rajeshwari
    Tabassum, Zulekha
    Prathap, S.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2014, 14 (09): : 60 - 66
12345