Power effective bus encoding scheme with no crosstalk and minimized bus transitions

被引：0

作者：

Kim, Young Chul ^{[1
]}

Lee, Youn Jin ^{[2
]}

机构：

[1] Dept. Electronics and Computer Engineering, Chonnam National Univ., Korea, Republic of

[2] Dept. Communication, R and D Institute of LG Innotek Co., Korea, Republic of

来源：

International Journal of Control and Automation | 2013年 / 6卷 / 04期

关键词：

15;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：1 / 10

共 50 条

[41] Partitioned-bus and variable-width-bus scheme for low power digital processors
Univ of Tokyo, Tokyo, Japan
IEICE Trans Electron, 3 (424-429):
[42] Power-optimal encoding for low-power address bus
School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China
Journal of Harbin Institute of Technology (New Series), 2007, 14 (05) : 652 - 656
[43] SIGNAL TRANSFORMS WITH BUS INVERT ENCODING FOR LOW POWER APPLICATIONS
Patil, Karnakar
Madabal, Sachin
Motagi, Abhishek
PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
[44] A genetic bus encoding technique for power optimization of embedded systems
Ascia, G
Catania, V
Palesi, M
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 21 - 30
[45] Interframe bus encoding technique for low power video compression
Bahari, Asral
Arslan, Tughrul
Erdogan, Ahmet T.
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 691 - +
[46] Low power bus encoding technique considering coupling effects
Lin, H. W.
Wei, K. C.
IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 439 - +
[47] A bus encoding technique for power and cross-talk minimization
Subrahmanya, P
Manimegalai, R
Kamakoti, V
Mutyam, M
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 443 - 448
[48] Narrow bus encoding for low-power DSP systems
Shin, Y
Choi, K
Chang, YH
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 656 - 660
[49] Low power address bus encoding using loop prediction
Wang, Leiou
Wang, Donghui
Hao, Chengpeng
IEICE ELECTRONICS EXPRESS, 2014, 11 (12):
[50] Low-power instruction bus encoding for embedded processors
Petrov, P
Orailoglu, A
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (08) : 812 - 826

← 1 2 3 4 5 →