共 50 条
- [21] Irredundant address bus encoding for low power ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 182 - 187
- [22] Serial bus encoding for low power application 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 99 - +
- [23] Memory bus encoding for low power: A tutorial INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 199 - 204
- [24] An optimization of bus interconnects pitch for Low-power and reliable bus encoding schemea 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1723 - +
- [25] A novel bus encoding scheme from energy and crosstalk efficiency perspective for AMBA based generic SoC Systems 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 751 - 756
- [26] Delayed line bus scheme: A low-power bus scheme for coupled on-chip buses ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 66 - 69
- [27] Re-configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub-micron instruction bus DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 130 - 135
- [28] Novel Bus Encoding Scheme for RC Coupled VLSI Interconnects TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 435 - +
- [29] Novel bus encoding scheme for RC coupled VLSI interconnects Communications in Computer and Information Science, 2011, 197 CCIS : 435 - 444
- [30] Data Bus Inversion Encoding for Improving the Power Efficiency of SERDES-Containing Data Bus 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 103 - 104