Power effective bus encoding scheme with no crosstalk and minimized bus transitions

被引：0
|
作者：
Kim, Young Chul [1 ]
Lee, Youn Jin [2 ]
机构：
[1] Dept. Electronics and Computer Engineering, Chonnam National Univ., Korea, Republic of
[2] Dept. Communication, R and D Institute of LG Innotek Co., Korea, Republic of
来源：
International Journal of Control and Automation | 2013年 / 6卷 / 04期
关键词：
15;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 10
相关论文
共 50 条
  • [31] Delay and power minimization in VLSI interconnects with spatio-temporal bus-encoding scheme
    Sainarayanan, K. S.
    Raghunandan, C.
    Srinivas, M. B.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 401 - +
  • [32] Power-optimal encoding for DRAM address bus
    Cheng, WC
    Pedram, M
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 250 - 252
  • [33] A novel bus encoding technique for low power VLSI
    Natesan, J
    Radhakrishnan, D
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 54 - 59
  • [34] Power-optimal encoding for a DRAM address bus
    Cheng, WC
    Pedram, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (02) : 109 - 118
  • [35] A class of irredundant encoding techniques for reducing bus power
    Aghaghiri, Y
    Fallah, F
    Pedram, M
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (05) : 445 - 457
  • [36] Power-optimal encoding for DRAM address bus
    Cheng, Wei-Chung, 2000, IEEE, Piscataway, NJ, United States
  • [37] Simultaneous power, delay, and crosstalk noise reduction for the BUS encoding method of ternary LWC plus quaternary TS
    Omshi, Maryam Sadat Hosseini
    Mirzaee, Reza Faghih
    Reza, Akram
    Mirzaei, Mohammad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2025,
  • [38] Dynamic reconfigurable bus encoding scheme for reducing the energy consumption of deep sub-micron instruction bus
    Wong, SK
    Tsui, CY
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 321 - 324
  • [39] Reducing address bus transitions for low power memory
    Panda, PR
    Dutt, ND
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 63 - 67
  • [40] Partitioned-bus and variable-width-bus scheme for low power digital processors
    Ikeda, M
    Asada, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (03) : 424 - 429
12345