Combinational equivalence checking based on circuit topology analysis

被引:0
|
作者
School of Information Engineering, Zhejiang Forestry College, Hangzhou 311300, China [1 ]
不详 [2 ]
机构
来源
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao | 2008年 / 12卷 / 1557-1562期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:1557 / 1562
相关论文
共 50 条
  • [42] A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states
    Moon, In-Ho
    Bjesse, Per
    Pixley, Carl
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1170 - 1175
  • [43] SELF-CHECKING COMBINATIONAL CIRCUIT-DESIGN FOR SINGLE AND UNIDIRECTIONAL MULTIBIT ERROR
    BUSABA, FY
    LALA, PK
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (01): : 19 - 28
  • [44] Logic optimization and equivalence checking by implication analysis
    Kunz, W
    Stoffel, D
    Menon, PR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) : 266 - 281
  • [45] Evolutionary Algorithm based Combinational Circuit Design
    Rudra, Arun
    Pandey, Neeta
    Indu, S.
    2012 IEEE 5TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE 2012), 2012,
  • [46] Expression equivalence checking using interval analysis
    Ghodrat, Mohammad Ali
    Givargis, Tony
    Nicolau, Alex
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (08) : 830 - 842
  • [47] Sequential equivalence checking based on structural similarities
    van Eijk, CAJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) : 814 - 819
  • [48] Equivalence Checking for Flow-Based Computing
    Thijssen, Sven
    Jha, Sumit Kumar
    Ewetz, Rickard
    2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 656 - 663
  • [49] PatEC: Pattern-Based Equivalence Checking
    Jakobs, Marie-Christine
    MODEL CHECKING SOFTWARE (SPIN 2021), 2021, 12864 : 120 - 139
  • [50] A Novel Method for Power Analysis Based on Combinational Logic in Block Cipher Circuit
    GUO Zheng
    GU Dawu
    YUAN Kan
    LIU Junrong
    HE Yuming
    Chinese Journal of Electronics, 2014, 23 (01) : 151 - 156