Combinational equivalence checking based on circuit topology analysis

被引：0
|
作者：
School of Information Engineering, Zhejiang Forestry College, Hangzhou 311300, China [1 ]
不详 [2 ]
机构：
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao | 2008年 / 12卷 / 1557-1562期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1557 / 1562
相关论文
共 50 条
  • [21] Equivalence checking of combinational circuits using Boolean expression diagrams
    Department of Information Technology, Technical University of Denmark, DK-2800 Lyngby, Denmark
    IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (903-917):
  • [22] cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits
    Jha, Chandan Kumar
    Hassan, Muhammad
    Drechsler, Rolf
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (07) : 3282 - 3293
  • [23] CoCEC: An Automatic Combinational Circuit Equivalence Checker Based on the Interactive Theorem Prover
    Khan, Wilayat
    Khan, Farrukh Aslam
    Derhab, Abdelouahid
    Alhudhaif, Adi
    COMPLEXITY, 2021, 2021
  • [24] Non-miter-based combinational equivalence checking by comparing BDDs with different variable orders
    Moon, IH
    Pixley, C
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 144 - 158
  • [25] Using global structural relationships of signals to accelerate SAT-based Combinational Equivalence Checking
    Arora, R
    Hsiao, MS
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2004, 10 (12) : 1597 - 1628
  • [26] Non-miter-based combinational equivalence checking by comparing BDDs with different variable orders
    Moon, IH
    Pixley, C
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 144 - 158
  • [27] Combinational equivalence checking using Boolean Satisfiability and Binary Decision Diagrams
    Reda, S
    Salem, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 122 - 126
  • [28] Equivalence Checking Paradigms in Quantum Circuit Design
    Peham, Tom
    Burgholzer, Lukas
    Wille, Robert
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 517 - 522
  • [29] Exploiting Inherent Characteristics of Reversible Circuits for Faster Combinational Equivalence Checking
    Amaru, Luca
    Gaillardon, Pierre-Emmanuel
    Wille, Robert
    De Micheli, Giovanni
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 175 - 180
  • [30] Iterated calculation of global implications and recursive learning in combinational equivalence checking
    Reda, S
    Wahba, A
    Salem, A
    Ghonaimy, MA
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 976 - 979
12345