Combinational equivalence checking based on circuit topology analysis

被引：0
|
作者：
School of Information Engineering, Zhejiang Forestry College, Hangzhou 311300, China [1 ]
不详 [2 ]
机构：
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao | 2008年 / 12卷 / 1557-1562期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1557 / 1562
相关论文
共 50 条
  • [31] Variable Topology Cartesian Genetic Programming for Combinational Circuit
    Wang, Xiuqin
    Wang, Hao
    Ma, Guangsheng
    ICNC 2008: FOURTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 7, PROCEEDINGS, 2008, : 306 - +
  • [32] A Comparison of SAT-based and SMT-based Frameworks for X-value Combinational Equivalence Checking
    Malik, Raiyyan
    Baunthiyal, Shubham
    Kumar, Puneet
    Srinath, J.
    Saurabh, Sneh
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [33] Combinational equivalence checking using incremental SAT solving, output ordering, and resets
    Disch, Stefan
    Scholl, Christoph
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 938 - +
  • [34] Transformations on the FSMD of the RTL Code with Combinational Logic Statements for Equivalence Checking of HLS
    Hernandez, Raul Acosta
    Strum, Marius
    Chau, Wang Jiang
    2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2015,
  • [35] QCEC: A JKQ tool for quantum circuit equivalence checking
    Burgholzer, Lukas
    Wille, Robert
    SOFTWARE IMPACTS, 2021, 7
  • [36] Using Logic Synthesis and Circuit Reasoning for Equivalence Checking
    Fan, Quanrun
    Pan, Feng
    Duan, Xindong
    ADVANCED MANUFACTURING SYSTEMS, PTS 1-3, 2011, 201-203 : 836 - 840
  • [37] An efficient circuit-based SAT solver and its application in logic equivalence checking
    Hu, Kunmei
    Chu, Zhufei
    MICROELECTRONICS JOURNAL, 2023, 142
  • [38] Sequential equivalence checking based on K-th invariants and circuit SAT solving
    Lu, F
    Cheng, KT
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 45 - 51
  • [39] Handling Non-Unitaries in Quantum Circuit Equivalence Checking
    Burgholzer, Lukas
    Wille, Robert
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 529 - 534
  • [40] SAT-based equivalence checking based on circuit partitioning and special approaches for conflict clause reuse
    Andrade, Fabricio V.
    Oliveira, Marcia C. M.
    Fernandes, Antonio O.
    Coelho, Claudionor Jose N., Jr.
    PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 397 - +
12345