Design and implementation of a RSA modular exponentiator

被引：0
|
作者：
Liu, Qiang [1 ,2 ]
Tong, Dong [1 ,2 ]
Cheng, Xu [1 ,2 ]
机构：
[1] Microprocessor Research and Development Center, Beijing 100871, China
[2] Department of Computer Science and Technology, Peking University, Beijing 100871, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2005年 / 33卷 / 05期
关键词：
Algorithms - Binary codes - Broadcasting - Communication - Design - Signal processing - VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The rapid advance in communication technology brings a request for cryptoprocessors of higher performance. In the design of the RSA modular exponentiator, the Montgomery modular multiplication algorithm and the right-to-left binary method are used and modified considering large-bit modular multiplication and VLSI implementation. A Carry Save Adder structure is used in the modular multiplier, to avoid the long carry propagation. We propose a Signal Multi-Backup strategy to resolve the problem of large loads that are caused by the signal broadcasting of large-bit operation structures.
引用
收藏
页码：923 / 927
相关论文
共 50 条
  • [21] SOFTWARE/HARDWARE CO-DESIGN OF MODULAR EXPONENTIATION FOR EFFICIENT RSA CRYPTOSYSTEM
    Issad, M.
    Boudraa, B.
    Anane, M.
    Anane, N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (03)
  • [22] A new Montgomery modular multiplication algorithm and its VLSI design for RSA cryptosystem
    Chen, Jun-Hong
    Wu, Haw-Shiuan
    Shieh, Ming-Der
    Lin, Wen-Ching
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3780 - 3783
  • [23] Full Custom Design of Adaptable Montgomery Modular Multiplier for Asymmetric RSA Cryptosystem
    Adiono, Trio
    Ega, Hans
    Kasan, Hans
    Fuada, Syifaul
    Harimurthi, Suksmandhira
    2017 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2017), 2017, : 910 - 914
  • [24] Design and implementation of a low cost modular sensor
    Ciuffoletti, Augusto
    2017 IEEE 13TH INTERNATIONAL CONFERENCE ON WIRELESS AND MOBILE COMPUTING, NETWORKING AND COMMUNICATIONS (WIMOB), 2017, : 17 - 23
  • [25] Modular design for recyclability - Implementation and knowledge dissemination
    Ishii, K
    INFORMATION SYSTEMS AND THE ENVIRONMENT, 2001, : 105 - 113
  • [26] Design and Implementation of a Modular UUV Simulation Platform
    Zhang, Zekai
    Mi, Weishi
    Du, Jun
    Wang, Ziyuan
    Wei, Wei
    Zhang, Yuang
    Yang, Yutong
    Ren, Yong
    SENSORS, 2022, 22 (20)
  • [27] Verilog HDL Implementation for an RSA Cryptography using Shift-Sub Modular Multiplication Algorithm
    Li, Yamin
    Chu, Wanming
    JOURNAL OF INFORMATION ASSURANCE AND SECURITY, 2022, 17 (03): : 113 - 121
  • [28] Design, implementation and testing of a Modular Multilevel Converter
    Gruson, Francois
    Kadri, Riad
    Colas, Frederic
    Guillaud, Xavier
    Delarue, Philippe
    Berge, Marta
    Dennetiere, Sebastien
    Bachir, Tarek Ould
    EPE JOURNAL, 2017, 27 (04) : 153 - 166
  • [29] FPGA Implementation of Modified Serial Montgomery Modular Multiplication for 2048-bit RSA Cryptosystems
    Hanindhito, Bagus
    Ahmadi, Nur
    Hogantara, Hafez
    Arrahmah, Annisa I.
    Adiono, Trio
    2015 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA), 2015, : 113 - 117
  • [30] Using an RSA accelerator for modular inversion
    Seysen, M
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2005, PROCEEDINGS, 2005, 3659 : 226 - 236
12345