Design and implementation of a RSA modular exponentiator

被引：0
|
作者：
Liu, Qiang [1 ,2 ]
Tong, Dong [1 ,2 ]
Cheng, Xu [1 ,2 ]
机构：
[1] Microprocessor Research and Development Center, Beijing 100871, China
[2] Department of Computer Science and Technology, Peking University, Beijing 100871, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2005年 / 33卷 / 05期
关键词：
Algorithms - Binary codes - Broadcasting - Communication - Design - Signal processing - VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The rapid advance in communication technology brings a request for cryptoprocessors of higher performance. In the design of the RSA modular exponentiator, the Montgomery modular multiplication algorithm and the right-to-left binary method are used and modified considering large-bit modular multiplication and VLSI implementation. A Carry Save Adder structure is used in the modular multiplier, to avoid the long carry propagation. We propose a Signal Multi-Backup strategy to resolve the problem of large loads that are caused by the signal broadcasting of large-bit operation structures.
引用
收藏
页码：923 / 927
相关论文
共 50 条
  • [11] Design and implementation of distributed RSA algorithm based on Hadoop
    Yonglin Xu
    Shaofei Wu
    Mingqing Wang
    Yuntao Zou
    Journal of Ambient Intelligence and Humanized Computing, 2020, 11 : 1047 - 1053
  • [12] Design and implementation of an RSA public-key cryptosystem
    Guo, JH
    Wang, CL
    Hu, HC
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 504 - 507
  • [13] Design and Implementation of an Ultra Low Power RSA Coprocessor
    Zheng, Xinjian
    Liu, Zexiang
    Peng, Bo
    2008 4TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-31, 2008, : 2277 - +
  • [14] Design and implementation of distributed RSA algorithm based on Hadoop
    Xu, Yonglin
    Wu, Shaofei
    Wang, Mingqing
    Zou, Yuntao
    JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2020, 11 (03) : 1047 - 1053
  • [15] A Parameterized Design of Modular Exponentiation on Reconfigurable Platforms for RSA Cryptographic Processor
    Latif, Kashif
    Mahboob, Athar
    Ikram, Nassar
    2009 2ND INTERNATIONAL CONFERENCE ON COMPUTER, CONTROL AND COMMUNICATION, 2009, : 587 - 594
  • [16] A Design and Implementation of Montgomery Modular Multiplier
    Liu, Ruirui
    Li, Shuguo
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [17] NEMR: A Nonequidistant DPA Attack-Proof of Modular Reduction in a CRT Implementation of RSA
    Kaedi, S.
    Doostari, M.
    Ghaznavi-Ghoushchi, M. B.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (12)
  • [18] ASIP-based Design and Implementation of RSA for Embedded Systems
    Wang, Zhongbo
    Jia, Zhiping
    Ju, Lei
    Chen, Renhai
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 1375 - 1382
  • [19] Design and Implementation of RSA for Dual Interface Bank IC Card
    Shao, Jiajia
    Wu, Liji
    Zhang, Xiangmin
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [20] DESIGN AND IMPLEMENTATION OF AN RSA CRYPTOSYSTEM USING MULTIPLE DSP CHIPS
    ER, MH
    WONG, DJ
    SETHU, AAL
    NGEOW, KS
    MICROPROCESSORS AND MICROSYSTEMS, 1991, 15 (07) : 369 - 378
12345