Single-Ended Near Threshold 9T SRAM for Portable Low-Power Biomedical Applications

被引:0
|
作者
Kumar, Appikatla Phani [1 ]
Lorenzo, Rohit [2 ]
机构
[1] Koneru Lakshmaiah Educ Fdn Green Fields, Dept Elect & Commun Engn, Guntur 522502, Andhra Pradesh, India
[2] VIT AP Univ, Sch Elect Engn, Amaravati 522241, Andhra Pradesh, India
关键词
Static random-access memory (SRAM); stability; near threshold; Schmitt-trigger; low-leakage; static noise margin; LOW LEAKAGE; ROBUST; CELL;
D O I
10.1142/S0218126625500562
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Biomedical applications like body area networks (BAN) necessitate the construction of power optimized SRAMs to enhance the batteries life at BAN nodes. In this work, we have designed a one-sided near-threshold 9TSRAM for low-power portable biomedical applications. The proposed near threshold 9T SRAM (PNT9T SRAM) employs a cross-connected Schmitt trigger (ST) inverter and normal inverter in its cell core. A separate path for reading is also employed to eliminate the reading disturbance. The write disturbance is removed in the PNT9T SRAM by removing the trail from VDD and ground. The write ability is improved with the use of a feedback-cutting approach. The leakage power dissipation of the memory is mitigated by using a tail transistor, virtual ground (VGND). To evaluate the performance, the PNT9T SRAM is compared with conventional 6T (C6T), ST11T, ST9T, TG9T, SBL9T, and SE9T SRAM cells using FinFET 18nm technology at 0.6V power supply. The PNT9T SRAM mitigates the read power, write power, and leakage power by 51.10%, 50.57%, and 78.97%. Furthermore, the read and write static noise margins were improved by 54% and 39.5%, respectively, compared to C6T SRAM.
引用
收藏
页数:20
相关论文
共 50 条
  • [31] Single-ended pass transistor logic for low-power design
    Munteanu, Mihai
    Bogdan, Istvan
    Ivey, Peter
    Powell, Neil
    Psilogeorgopoulos, Marios
    Seed, Luke
    Chuang, Tzung Shiun
    Conference Record of the Asilomar Conference on Signals, Systems and Computers, 1999, 1 : 364 - 368
  • [32] Ultra-Low Power 9T FinFET Based SRAM Cell for IoT Applications
    Jain, Prashant U.
    Tomar, V. K.
    JOURNAL OF ELECTRICAL SYSTEMS, 2024, 20 (05) : 2755 - 2770
  • [33] Energy Efficient Single-Ended 6-T SRAM for Multimedia Applications
    Surana, Neelam
    Mekie, Joycee
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (06) : 1023 - 1027
  • [34] 1 T-1D Single-Ended SRAM Cell Design for Low Power Applications Using CMOS Technology
    Lakshmi, T. Venkata
    Kamaraju, M.
    DISTRIBUTED COMPUTING AND OPTIMIZATION TECHNIQUES, ICDCOT 2021, 2022, 903 : 1 - 10
  • [35] Single-Ended 8T SRAM cell with high SNM and low power/energy consumption
    Mohagheghi, Javad
    Ebrahimi, Behzad
    Torkzadeh, Pooya
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (10) : 1733 - 1755
  • [36] A NOVEL DIFFERENTIAL 9T CELL SRAM WITH REDUCED SUB THRESHOLD LEAKAGE POWER
    Dhindsa, Amandeep Singh
    Saini, Suman
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENGINEERING AND TECHNOLOGY RESEARCH (ICAETR), 2014,
  • [37] Low leakage, differential read scheme CNTFET based 9T SRAM cells for Low Power applications
    Valluri, Aswini
    Musala, Sarada
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (01) : 127 - 148
  • [38] ANALYSIS AND DESIGN OF SINGLE ENDED SRAM CELL FOR LOW-POWER OPERATION
    Ojha, Sunil Kumar
    Singh, O. P.
    Mishra, G. R.
    Vaya, P. R.
    2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, : 178 - 181
  • [39] Ultra Low Power Single-ended 6T SRAM Using 40 nm CMOS Technology
    Wang, Chua-Chin
    Tseng, I-Ting
    17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
  • [40] Power and Area Efficient 9T CNTFET SRAM Bit Cells with Differential Read Scheme for Low Power Applications
    Valluri A.
    Musala S.
    Journal of Engineering Science and Technology Review, 2022, 15 (02): : 40 - 46