Single-Ended Near Threshold 9T SRAM for Portable Low-Power Biomedical Applications

被引:0
|
作者
Kumar, Appikatla Phani [1 ]
Lorenzo, Rohit [2 ]
机构
[1] Koneru Lakshmaiah Educ Fdn Green Fields, Dept Elect & Commun Engn, Guntur 522502, Andhra Pradesh, India
[2] VIT AP Univ, Sch Elect Engn, Amaravati 522241, Andhra Pradesh, India
关键词
Static random-access memory (SRAM); stability; near threshold; Schmitt-trigger; low-leakage; static noise margin; LOW LEAKAGE; ROBUST; CELL;
D O I
10.1142/S0218126625500562
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Biomedical applications like body area networks (BAN) necessitate the construction of power optimized SRAMs to enhance the batteries life at BAN nodes. In this work, we have designed a one-sided near-threshold 9TSRAM for low-power portable biomedical applications. The proposed near threshold 9T SRAM (PNT9T SRAM) employs a cross-connected Schmitt trigger (ST) inverter and normal inverter in its cell core. A separate path for reading is also employed to eliminate the reading disturbance. The write disturbance is removed in the PNT9T SRAM by removing the trail from VDD and ground. The write ability is improved with the use of a feedback-cutting approach. The leakage power dissipation of the memory is mitigated by using a tail transistor, virtual ground (VGND). To evaluate the performance, the PNT9T SRAM is compared with conventional 6T (C6T), ST11T, ST9T, TG9T, SBL9T, and SE9T SRAM cells using FinFET 18nm technology at 0.6V power supply. The PNT9T SRAM mitigates the read power, write power, and leakage power by 51.10%, 50.57%, and 78.97%. Furthermore, the read and write static noise margins were improved by 54% and 39.5%, respectively, compared to C6T SRAM.
引用
收藏
页数:20
相关论文
共 50 条
  • [41] Design of Low Power Transmission Gate Based 9T SRAM Cell
    Rooban, S.
    Leela, Moru
    Rahman, Md Zia Ur
    Subbulakshmi, N.
    Manimegalai, R.
    CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 72 (01): : 1309 - 1321
  • [42] Low-power adiabatic 9T static random access memory
    Takahashi, Yasuhiro
    Nayan, Nazrul Anuar
    Sekine, Toshikazu
    Yokoyama, Michio
    JOURNAL OF ENGINEERING-JOE, 2014,
  • [43] Low-power single-ended I/O circuit for binary interchip communications
    Fiori, Franco
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 791 - 794
  • [44] A single-ended low leakage and low voltage 10T SRAM cell with high yield
    Nima Eslami
    Behzad Ebrahimi
    Erfan Shakouri
    Deniz Najafi
    Analog Integrated Circuits and Signal Processing, 2020, 105 : 263 - 274
  • [45] A single-ended low leakage and low voltage 10T SRAM cell with high yield
    Eslami, Nima
    Ebrahimi, Behzad
    Shakouri, Erfan
    Najafi, Deniz
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (02) : 263 - 274
  • [46] Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications
    Erfan Abbasian
    Morteza Gholipour
    Circuits, Systems, and Signal Processing, 2022, 41 : 5914 - 5932
  • [47] A 32 kb 9T near-threshold SRAM with enhanced read ability at ultra-low voltage operation
    Kim, Tony Tae-Hyoung
    Lee, Zhao Chuan
    Anh Tuan Do
    SOLID-STATE ELECTRONICS, 2018, 139 : 60 - 68
  • [48] Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications
    Abbasian, Erfan
    Gholipour, Morteza
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (10) : 5914 - 5932
  • [49] Power-Gated 9T SRAM Cell for Low-Energy Operation
    Oh, TaeWoo
    Jeong, Hanwool
    Kang, Kyoman
    Park, Juhyun
    Yang, Younghwi
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1183 - 1187
  • [50] Single-ended, robust 8T SRAM cell for low-voltage operation
    Wen, Liang
    Li, Zhentao
    Li, Yong
    MICROELECTRONICS JOURNAL, 2013, 44 (08) : 718 - 728