An LC-tank based DCO for low-power high-speed applications using full-custom nMOS-type varactors

被引:0
|
作者
Jimenez-Fernandez, Pablo [1 ]
Rodriguez-Perez, Alberto [1 ]
Prefasi, Enrique [1 ]
Sierra, Francisco [1 ]
del Rio, Rocio [2 ]
Guerra, Oscar [2 ]
机构
[1] KD SL, Madrid, Spain
[2] Univ Seville, Inst Microelect Sevilla, CSIC, CNM,IMSE, Seville, Spain
关键词
Digital Controlled Oscillator (DCO); LC tank; Varactor; Low power; Design methodology; Phase noise; PHASE-NOISE; PLL;
D O I
10.1016/j.mejo.2024.106398
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
LC-tank based Digital Controlled Oscillators (LC-DCOs) are widely used in digital assisted high-speed data communication systems due to their high quality factor (Q). Typically, LC-DCOs incorporate digital-controlled varactors for frequency control. The varactor structure significantly influences oscillator Q and phase noise performance. In this paper we propose using full-custom varactors built with digitally connected nMOS-type transistors to enhance the varactor Q by reducing its length. However, parasitic resistance from varactor array interconnection with the LC-tank can impact the overall oscillator performance. This paper presents a methodology to systematically include the proposed varactor array and its parasitic effects into LC-DCO design flow. Following the proposed method, an optimal combination of the inductor and varactor array can be accurately determined. As a proof of concept, we designed and manufactured a 23.5-GHz LC-DCO using 28-nm CMOS RF process. The oscillator exhibits a maximum phase noise of -90.1 dBc/Hz at 1-MHz offset with a power consumption of only 1.71 mW at 1-V supply.
引用
收藏
页数:6
相关论文
共 42 条
  • [1] DEVELOPMENT OF 0.5 MU-M HIGH-SPEED AND LOW-POWER FULL-CUSTOM LSI TECHNOLOGY
    INO, M
    MATSUHIRO, K
    YAMADA, J
    IMAI, K
    NTT REVIEW, 1994, 6 (01): : 91 - 96
  • [2] Low-power high-speed full adder for portable electronic applications
    Tung, C. -K.
    Shieh, S. -H.
    Cheng, C. -H.
    ELECTRONICS LETTERS, 2013, 49 (17) : 1063 - 1064
  • [3] HIGH-SPEED LOW-POWER CIRCUITS FABRICATED USING A SUB-MICRON NMOS TECHNOLOGY
    FICHTNER, W
    HOFSTATTER, EA
    WATTS, RK
    BAYRUNS, RJ
    BECHTOLD, PF
    JOHNSTON, RL
    BOULIN, DM
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (12) : 662 - 664
  • [4] Design of FIR Filter Using Low-Power and High-Speed Carry Select Adder for Low-Power DSP Applications
    Swetha, Siliveri
    Reddy, N. Siva Sankara
    IETE JOURNAL OF RESEARCH, 2024, 70 (04) : 4083 - 4096
  • [5] Low-power and high-speed shift-based multiplier for error tolerant applications
    Malek, Sami
    Abdallah, Sarah
    Chehab, Ali
    Elhajj, Imad H.
    Kayssi, Ayman
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 566 - 574
  • [6] A High-Speed, Low-Power, and Area-Efficient FGMOS-Based Full Adder
    Gupta, Roshani
    Gupta, Rockey
    Sharma, Susheel
    IETE JOURNAL OF RESEARCH, 2022, 68 (03) : 2305 - 2311
  • [7] New SRAM design using body bias technique for low-power and high-speed applications
    Faraji, Rasoul
    Naji, Hamid Reza
    Rahimi-Nezhad, Majid
    Arabnejhad, Mohammad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (11) : 1189 - 1202
  • [8] Reliability of InP-Based HBT IC technology for high-speed, low-power applications
    Hafizi, M
    Stanchina, WE
    Williams, F
    Jensen, JF
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1995, 43 (12) : 3048 - 3054
  • [9] Reliability of InP-based HBT IC technology for high-speed, low-power applications
    Hafizi, Madjid
    Stanchina, William E.
    Williams, Freddie
    Jensen, Joseph F.
    IEEE Transactions on Microwave Theory and Techniques, 1995, 43 (12 pt 2): : 3048 - 3054
  • [10] A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
    Jou, SJ
    Chen, CY
    Yang, EC
    Su, CC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) : 114 - 118