An LC-tank based DCO for low-power high-speed applications using full-custom nMOS-type varactors

被引:0
|
作者
Jimenez-Fernandez, Pablo [1 ]
Rodriguez-Perez, Alberto [1 ]
Prefasi, Enrique [1 ]
Sierra, Francisco [1 ]
del Rio, Rocio [2 ]
Guerra, Oscar [2 ]
机构
[1] KD SL, Madrid, Spain
[2] Univ Seville, Inst Microelect Sevilla, CSIC, CNM,IMSE, Seville, Spain
关键词
Digital Controlled Oscillator (DCO); LC tank; Varactor; Low power; Design methodology; Phase noise; PHASE-NOISE; PLL;
D O I
10.1016/j.mejo.2024.106398
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
LC-tank based Digital Controlled Oscillators (LC-DCOs) are widely used in digital assisted high-speed data communication systems due to their high quality factor (Q). Typically, LC-DCOs incorporate digital-controlled varactors for frequency control. The varactor structure significantly influences oscillator Q and phase noise performance. In this paper we propose using full-custom varactors built with digitally connected nMOS-type transistors to enhance the varactor Q by reducing its length. However, parasitic resistance from varactor array interconnection with the LC-tank can impact the overall oscillator performance. This paper presents a methodology to systematically include the proposed varactor array and its parasitic effects into LC-DCO design flow. Following the proposed method, an optimal combination of the inductor and varactor array can be accurately determined. As a proof of concept, we designed and manufactured a 23.5-GHz LC-DCO using 28-nm CMOS RF process. The oscillator exhibits a maximum phase noise of -90.1 dBc/Hz at 1-MHz offset with a power consumption of only 1.71 mW at 1-V supply.
引用
收藏
页数:6
相关论文
共 42 条
  • [31] A high-speed median filter VLSI using floating-gate-MOS-based low-power majority voting circuits
    Yamasaki, H
    Shibata, T
    ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 125 - 128
  • [32] A Low-Power High-Speed Spintronics-Based Neuromorphic Computing System Using Real-Time Tracking Method
    Farkhani, Hooman
    Tohidi, Mohammad
    Farkhani, Sadaf
    Madsen, Jens Kargaard
    Moradi, Farshad
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (03) : 627 - 638
  • [33] A 0.1-4.71 GHz Integer-N CP-PLL-Based Low-Power Frequency Synthesizer for High-Speed Applications
    Sharma, Jyoti
    Ahmad, Riyaz
    Varma, Tarun
    Boolchandani, Dharmendar
    EMERGING VLSI DEVICES, CIRCUITS AND ARCHITECTURES, VDAT 2023, 2025, 1234 : 25 - 36
  • [34] Efficient high-speed/low-power line-based architecture for two-dimensional discrete wavelet transform using lifting scheme
    Xiong, CY
    Tian, JW
    Liu, JA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2006, 16 (02) : 309 - 316
  • [35] Triple-threshold static power minimization technique in high-level synthesis for designing high-speed low-power SOC applications using 90nm MTCMOS technology
    Chen, Harry I. A.
    Loo, Edward K. W.
    Kuo, James B.
    Syrzycki, Marek J.
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 1671 - 1674
  • [36] Potential of Enhancement Mode In0.65Ga0.35As/InAs/In0.65Ga0.35As HEMTs for Using in High-Speed and Low-Power Logic Applications
    Fatah, Faiz Aizad
    Lin, Yueh-Chin
    Lee, Tsung-Yun
    Yang, Kai-Chun
    Liu, Ren-Xuan
    Chan, Jing-Ray
    Hsu, Heng-Tung
    Miyamoto, Yasuyuki
    Chang, Edward Yi
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2015, 4 (12) : N157 - N159
  • [37] Symmetrical, Low-Power, and High-Speed 1-Bit Full Adder Cells Using 32nm Carbon Nanotube Field-effect Transistors Technology
    Shafiabadi, M. H.
    Mehrabani, Y. Safaei
    INTERNATIONAL JOURNAL OF ENGINEERING, 2015, 28 (10): : 1447 - 1454
  • [38] Gate-level dual-threshold static power optimization methodology (GDSPOM) for designing high-speed low-power SOC applications using 90nm MTCMOS technology
    Chung, B.
    Kuo, J. B.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3650 - +
  • [39] Performance Comparison Between PCB-Stator and Laminated-Core-Stator-Based Designs of Axial Flux Permanent Magnet Motors for High-Speed Low-Power Applications
    Neethu, S.
    Nikam, Saurabh P.
    Pal, Saumitra
    Wankhede, Ashok K.
    Fernandes, Baylon G.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2020, 67 (07) : 5269 - 5277
  • [40] Dual-Input Stacked Inverter-Based Single-Ended DRAM Sense Amplifier Using BL Switches for Low-Power High-Speed Sensing
    Lim, Sehee
    Jung, In Jun
    Kim, Gi Seok
    Ko, Dong Han
    Lee, Sumin
    Jung, Seong-Ook
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024,