An LC-tank based DCO for low-power high-speed applications using full-custom nMOS-type varactors

被引:0
|
作者
Jimenez-Fernandez, Pablo [1 ]
Rodriguez-Perez, Alberto [1 ]
Prefasi, Enrique [1 ]
Sierra, Francisco [1 ]
del Rio, Rocio [2 ]
Guerra, Oscar [2 ]
机构
[1] KD SL, Madrid, Spain
[2] Univ Seville, Inst Microelect Sevilla, CSIC, CNM,IMSE, Seville, Spain
关键词
Digital Controlled Oscillator (DCO); LC tank; Varactor; Low power; Design methodology; Phase noise; PHASE-NOISE; PLL;
D O I
10.1016/j.mejo.2024.106398
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
LC-tank based Digital Controlled Oscillators (LC-DCOs) are widely used in digital assisted high-speed data communication systems due to their high quality factor (Q). Typically, LC-DCOs incorporate digital-controlled varactors for frequency control. The varactor structure significantly influences oscillator Q and phase noise performance. In this paper we propose using full-custom varactors built with digitally connected nMOS-type transistors to enhance the varactor Q by reducing its length. However, parasitic resistance from varactor array interconnection with the LC-tank can impact the overall oscillator performance. This paper presents a methodology to systematically include the proposed varactor array and its parasitic effects into LC-DCO design flow. Following the proposed method, an optimal combination of the inductor and varactor array can be accurately determined. As a proof of concept, we designed and manufactured a 23.5-GHz LC-DCO using 28-nm CMOS RF process. The oscillator exhibits a maximum phase noise of -90.1 dBc/Hz at 1-MHz offset with a power consumption of only 1.71 mW at 1-V supply.
引用
收藏
页数:6
相关论文
共 42 条
  • [21] Low-power and high-speed HfLaO-based FE-TFTs for artificial synapse and reconfigurable logic applications
    Liu, Yongkai
    Wang, Tianyu
    Xu, Kangli
    Li, Zhenhai
    Yu, Jiajie
    Meng, Jialin
    Zhu, Hao
    Sun, Qingqing
    Zhang, David Wei
    Chen, Lin
    MATERIALS HORIZONS, 2024, 11 (02) : 490 - 498
  • [22] Symmetrical, low-power, and high-speed 1-bit full adder cells using 32nm CNFET technology
    Shafiabadi, M.H.
    Mehrabani, Y. Safaei
    International Journal of Engineering, Transactions A: Basics, 2015, 28 (10): : 1196 - 1203
  • [23] A Novel High-Speed, Low-Power CNTFET-Based Inexact Full Adder Cell for Image Processing Application of Motion Detector
    Mehrabani, Yavar Safaei
    Mirzaee, Reza Faghih
    Zareei, Zahra
    Daryabari, Seyedeh Mohtaram
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (05)
  • [24] Comprehensive TCAD-Based Retention Study of Thyristor RAM (TRAM) for Low-Power and High-Speed Cryogenic Memory Applications
    Chakraborty, Saikat
    Kulkarni, Jaydeep P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (02) : 1031 - 1039
  • [25] Design and simulation of high-speed and low-power memcapacitor-based nonvolatile static cells using FinFET transistors
    Abbasi, Alireza
    Setoudeh, Farbod
    Tavakoli, Mohammad Bagher
    Horri, Ashkan
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (07)
  • [26] High-Speed Low-Power Rail-to-Rail Buffer using Dynamic-Current Feedback for OLED Source Driver Applications
    Wen, Jinyuan
    Li, Chenglin
    An, Junjun
    Peng, Zhichao
    Lin, Hesheng
    Zhang, Min
    Zhang, Shengdong
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (01) : 115 - 125
  • [27] High-Speed Low-Power Rail-to-Rail Buffer using Dynamic-Current Feedback for OLED Source Driver Applications
    Jinyuan Wen
    Chenglin Li
    Junjun An
    Zhichao Peng
    Hesheng Lin
    Min Zhang
    Shengdong Zhang
    Analog Integrated Circuits and Signal Processing, 2022, 110 : 115 - 125
  • [28] An Ultra Low-Power and High-Speed Down-Conversion Level Shifter Using Low Temperature Poly-Si TFTs for Mobile Applications
    Ahn, Soon-Sung
    Choi, Jung-Hwan
    Choi, Byong-Deok
    Kwon, Oh-Kyong
    IMID/IDMC 2006: THE 6TH INTERNATIONAL MEETING ON INFORMATION DISPLAY/THE 5TH INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2006, : 1279 - 1282
  • [29] Study of Performance of High-Speed Low-Power Differential Input Based Dynamic Comparator Using 22 nm CMOS Technology
    Aarthi, P. M.
    Dinesh, A.
    Janani, T.
    Kumar, V. Ananth
    Saravanan, M.
    Ajayan, J.
    2020 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2020, : 394 - 397
  • [30] Low-Power High-Speed Electromagnetic Flapping Shutters Using Trapezoidal Shutter Blades Suspended by H-Type Torsional Springs
    Choi, Hyun-Young
    Han, Won
    Cho, Young-Ho
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2010, 19 (06) : 1422 - 1429