Implementation of an FPGA-Based 3D Shape Measurement System Using High-Level Synthesis

被引:0
|
作者
Kim, Tae-Hyeon [1 ]
Lee, Hyunki [2 ]
Ok, Seung-Ho [3 ]
机构
[1] Dong eui Univ, Dept Artificial Intelligence, Busan 47340, South Korea
[2] Daegu Gyeongbuk Inst Sci & Technol DGIST, Div Intelligent Robot, Daegu 42988, South Korea
[3] Dong eui Univ, Dept Robot Automat Engn, Busan 47340, South Korea
关键词
3D shape measurement; phase measuring profilometry (PMP); FPGA; high-level synthesis (HLS); real-time processing; REAL-TIME; PHASE; PROFILOMETRY;
D O I
10.3390/electronics13163282
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Three-dimensional(3D) shape measurement using point clouds has recently gained significant attention. Phase measuring profilometry (PMP) is widely preferred for its robustness against external lighting changes and high-precision results. However, PMP suffers from long computation times due to complex calculations and its high memory usage. It also faces a 2 pi ambiguity issue, as the measured phase is limited to the 2 pi range. This is typically resolved using dual-wavelength methods. However, these methods require separate measurements of phase changes at two wavelengths, increasing the data processing volume and computation times. Our study addresses these challenges by implementing a 3D shape measurement system on a System-on-Chip (SoC)-type Field-Programmable Gate Array (FPGA). We developed a PMP algorithm with dual-wavelength methods, accelerating it through high-level synthesis (HLS) on the FPGA. This hardware implementation significantly reduces computation time while maintaining measurement accuracy. The experimental results demonstrate that our system operates correctly on the SoC-type FPGA, achieving computation speeds approximately 11.55 times higher than those of conventional software implementations. Our approach offers a practical solution for real-time 3D shape measurement, potentially benefiting applications in fields such as quality control, robotics, and computer vision.
引用
收藏
页数:14
相关论文
共 50 条
  • [41] Parallel chaos-based image encryption algorithm: high-level synthesis and FPGA implementation
    Saeed Sharifian Moghimi Moghaddam
    Vahid Rashtchi
    Ali Azarpeyvand
    The Journal of Supercomputing, 2024, 80 : 10985 - 11013
  • [42] Parallel chaos-based image encryption algorithm: high-level synthesis and FPGA implementation
    Sharifian, M. M. Saeed
    Rashtchi, Vahid
    Azarpeyvand, Ali
    JOURNAL OF SUPERCOMPUTING, 2024, 80 (08): : 10985 - 11013
  • [43] Implementation of 3D Hand Gesture Recognition System using FPGA
    Tsai, Tsung-Han
    Ho, Yuan-Chen
    Tsai, Yih-Ru
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 131 - 132
  • [44] A 3D shape measurement system
    You, ZF
    Thomas, CL
    Erbacher, RF
    PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3, 2005, : 1686 - 1690
  • [45] Electronic circuit design, implementation and FPGA-based realization of a new 3D chaotic system with single equilibrium point
    Tuna, Murat
    Fidan, Can Bulent
    OPTIK, 2016, 127 (24): : 11786 - 11799
  • [46] Analysis and Implementation of the Semi-Global Matching 3D Vision Algorithm Using Code Transformations and High-Level Synthesis
    Qamar, Affaq
    Bin Muslim, Fahad
    Lavagno, Luciano
    2015 IEEE 81ST VEHICULAR TECHNOLOGY CONFERENCE (VTC SPRING), 2015,
  • [47] Designing scalable FPGA architectures using high-level synthesis
    Licht, Johannes de Fine
    Blott, Michaela
    Hoefler, Torsten
    ACM SIGPLAN NOTICES, 2018, 53 (01) : 403 - 404
  • [48] An Evaluation of a High-Level Synthesis Approach to the FPGA-Based Submicrosecond Real-Time Simulation of Power Converters
    Montano, Federico
    Ould-Bachir, Tarek
    David, Jean Pierre
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2018, 65 (01) : 636 - 644
  • [49] Design and implementation of a high level programming environment for FPGA-based image processing
    Crookes, D
    Benkrid, K
    Bouridane, A
    Alotaibi, K
    Benkrid, A
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 2000, 147 (04): : 377 - 384
  • [50] System-Level FPGA Device Driver with High-Level Synthesis Support
    Vipin, Eizhemat
    Shreejith, Shanker
    Gunasekera, Dulitha
    Fahmy, Suhaib A.
    Kapre, Nachiket
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 128 - 135