Implementation of an FPGA-Based 3D Shape Measurement System Using High-Level Synthesis

被引:0
|
作者
Kim, Tae-Hyeon [1 ]
Lee, Hyunki [2 ]
Ok, Seung-Ho [3 ]
机构
[1] Dong eui Univ, Dept Artificial Intelligence, Busan 47340, South Korea
[2] Daegu Gyeongbuk Inst Sci & Technol DGIST, Div Intelligent Robot, Daegu 42988, South Korea
[3] Dong eui Univ, Dept Robot Automat Engn, Busan 47340, South Korea
关键词
3D shape measurement; phase measuring profilometry (PMP); FPGA; high-level synthesis (HLS); real-time processing; REAL-TIME; PHASE; PROFILOMETRY;
D O I
10.3390/electronics13163282
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Three-dimensional(3D) shape measurement using point clouds has recently gained significant attention. Phase measuring profilometry (PMP) is widely preferred for its robustness against external lighting changes and high-precision results. However, PMP suffers from long computation times due to complex calculations and its high memory usage. It also faces a 2 pi ambiguity issue, as the measured phase is limited to the 2 pi range. This is typically resolved using dual-wavelength methods. However, these methods require separate measurements of phase changes at two wavelengths, increasing the data processing volume and computation times. Our study addresses these challenges by implementing a 3D shape measurement system on a System-on-Chip (SoC)-type Field-Programmable Gate Array (FPGA). We developed a PMP algorithm with dual-wavelength methods, accelerating it through high-level synthesis (HLS) on the FPGA. This hardware implementation significantly reduces computation time while maintaining measurement accuracy. The experimental results demonstrate that our system operates correctly on the SoC-type FPGA, achieving computation speeds approximately 11.55 times higher than those of conventional software implementations. Our approach offers a practical solution for real-time 3D shape measurement, potentially benefiting applications in fields such as quality control, robotics, and computer vision.
引用
收藏
页数:14
相关论文
共 50 条
  • [31] High-Level Synthesis Implementation of an Accurate HEVC Interpolation Filter on an FPGA
    Sjovall, Panu
    Rasinen, Matti
    Lemmetti, Ari
    Vanne, Jarno
    2021 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2021,
  • [32] An Efficient High-level Synthesis Implementation of the MUSIC DoA Algorithm for FPGA
    Lahti, Sakari
    Aaltonen, Tuomas
    Rastorgueva-Foi, Elizaveta
    Talvitie, Jukka
    Tan, Bo
    Hamalainen, Timo D.
    2024 27TH INTERNATIONAL SYMPOSIUM ON DESIGN & DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS, DDECS, 2024, : 142 - 147
  • [33] Implementation of an FPGA-Based Online Hardware-in-the-Loop Emulator Using High-Level Synthesis Tools for Resonant Power Converters Applied to Induction Heating Appliances
    Jimenez, Oscar
    Lucia, Oscar
    Urriza, Isidro
    Barragan, Luis A.
    Navarro, Denis
    Dinavahi, Venkata
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (04) : 2206 - 2214
  • [34] FPGA-based Simulation of 3D Light Propagation
    Kiss, Andras
    Nagy, Zoltan
    Szolgay, Peter
    Roska, Tamas
    Csaba, Gyoergy
    Hu, Xiaobo Sharon
    Porod, Wolfgang
    2014 14TH INTERNATIONAL WORKSHOP ON CELLULAR NANOSCALE NETWORKS AND THEIR APPLICATIONS (CNNA), 2014,
  • [35] High-Level Availability Analysis of FPGA-Based Time-Sensitive Networks
    Atallah, Ayman A.
    Hamad, Ghaith Bany
    Mohamed, Otmane Ait
    Boukadoum, Mounir
    2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
  • [36] Generating Efficient FPGA-based CNN Accelerators from High-Level Descriptions
    Ali, Nermine
    Philippe, Jean-Marc
    Tain, Benoit
    Coussy, Philippe
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (10): : 945 - 960
  • [37] A Service-oriented FPGA-based 3D Model Acquisition System
    Machidon, Octavian Mihai
    Olaru, George
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2015, 15 (04) : 101 - 106
  • [38] Generating Efficient FPGA-based CNN Accelerators from High-Level Descriptions
    Nermine Ali
    Jean-Marc Philippe
    Benoit Tain
    Philippe Coussy
    Journal of Signal Processing Systems, 2022, 94 : 945 - 960
  • [39] High-level design flow and environment for FPGA-based dynamic partial reconfiguration
    Ben Abdelali, Abdessalem
    Hannachi, Marwa
    Krifa, Mohamed Nidhal
    Rabah, Hassan
    Mtibaa, Abdellatif
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (08) : 1254 - 1284
  • [40] FPGA implementation of floating-point LMS adaptive filters using high-level synthesis
    Ushenina, Inna, V
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2022, (59): : 108 - 116