Implementation of an FPGA-Based 3D Shape Measurement System Using High-Level Synthesis

被引:0
|
作者
Kim, Tae-Hyeon [1 ]
Lee, Hyunki [2 ]
Ok, Seung-Ho [3 ]
机构
[1] Dong eui Univ, Dept Artificial Intelligence, Busan 47340, South Korea
[2] Daegu Gyeongbuk Inst Sci & Technol DGIST, Div Intelligent Robot, Daegu 42988, South Korea
[3] Dong eui Univ, Dept Robot Automat Engn, Busan 47340, South Korea
关键词
3D shape measurement; phase measuring profilometry (PMP); FPGA; high-level synthesis (HLS); real-time processing; REAL-TIME; PHASE; PROFILOMETRY;
D O I
10.3390/electronics13163282
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Three-dimensional(3D) shape measurement using point clouds has recently gained significant attention. Phase measuring profilometry (PMP) is widely preferred for its robustness against external lighting changes and high-precision results. However, PMP suffers from long computation times due to complex calculations and its high memory usage. It also faces a 2 pi ambiguity issue, as the measured phase is limited to the 2 pi range. This is typically resolved using dual-wavelength methods. However, these methods require separate measurements of phase changes at two wavelengths, increasing the data processing volume and computation times. Our study addresses these challenges by implementing a 3D shape measurement system on a System-on-Chip (SoC)-type Field-Programmable Gate Array (FPGA). We developed a PMP algorithm with dual-wavelength methods, accelerating it through high-level synthesis (HLS) on the FPGA. This hardware implementation significantly reduces computation time while maintaining measurement accuracy. The experimental results demonstrate that our system operates correctly on the SoC-type FPGA, achieving computation speeds approximately 11.55 times higher than those of conventional software implementations. Our approach offers a practical solution for real-time 3D shape measurement, potentially benefiting applications in fields such as quality control, robotics, and computer vision.
引用
收藏
页数:14
相关论文
共 50 条
  • [21] High-Level Synthesis Hardware Design for FPGA-Based Accelerators: Models, Methodologies, and Frameworks
    Molina, Romina Soledad
    Gil-Costa, Veronica
    Crespo, Maria Liz
    Ramponi, Giovanni
    IEEE ACCESS, 2022, 10 : 90429 - 90455
  • [22] FPGA Implementation of PLC Programs Using Automated High-Level Synthesis Tools
    Economakos, Christoforos
    Economakos, George
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 2240 - +
  • [23] Implementation of multi-operand addition in FPGA using high-level synthesis
    Smyk, Robert
    Czyzak, Maciej
    PRZEGLAD ELEKTROTECHNICZNY, 2018, 94 (02): : 170 - 173
  • [24] FPGA Implementation of Memory-Based Digital Predistorters with High-Level Synthesis
    Li, Wantao
    Guillena, Estefania
    Montoro, Gabriel
    Gilabert, Pere L.
    2021 IEEE TOPICAL CONFERENCE ON RF/MICROWAVE POWER AMPLIFIERS FOR RADIO AND WIRELESS APPLICATIONS (PAWR), 2021, : 37 - 40
  • [25] HIGH-LEVEL SYNTHESIS IMPLEMENTATION OF HEVC 2-D DCT/DST ON FPGA
    Sjovall, Panu
    Viitamaki, Vili
    Vanne, Jarno
    Hamalainen, Timo D.
    2017 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2017, : 1547 - 1551
  • [26] HIGH-LEVEL SEMANTIC FEATURE FOR 3D SHAPE BASED ON DEEP BELIEF NETWORKS
    Liu, Zhenbao
    Chen, Shaoguang
    Bu, Shuhui
    Li, Ke
    2014 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2014,
  • [27] High-level modelling, analysis, and verification on FPGA-based hardware design
    Matousek, P
    Smrcka, A
    Vojnar, T
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2005, 3725 : 371 - 375
  • [28] Accelerating FPGA-Based Wi-Fi Transceiver Design and Prototyping by High-Level Synthesis
    Havinga, Thijs
    Jiao, Xianjun
    Liu, Wei
    Moerman, Ingrid
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 219 - 219
  • [29] A NEW HIGH-LEVEL METHODOLOGY FOR PROGRAMMING FPGA-BASED SMART CAMERA
    Roudel, Nicolas
    Berry, Francois
    Serot, Jocelyn
    Eck, Laurent
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 573 - 578
  • [30] LegUp: An Open-Source High-Level Synthesis Tool for FPGA-Based Processor/Accelerator Systems
    Canis, Andrew
    Choi, Jongsok
    Aldham, Mark
    Zhang, Victor
    Kammoona, Ahmed
    Czajkowski, Tomasz
    Brown, Stephen D.
    Anderson, Jason H.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (02)