Implementation of an FPGA-Based 3D Shape Measurement System Using High-Level Synthesis

被引:0
|
作者
Kim, Tae-Hyeon [1 ]
Lee, Hyunki [2 ]
Ok, Seung-Ho [3 ]
机构
[1] Dong eui Univ, Dept Artificial Intelligence, Busan 47340, South Korea
[2] Daegu Gyeongbuk Inst Sci & Technol DGIST, Div Intelligent Robot, Daegu 42988, South Korea
[3] Dong eui Univ, Dept Robot Automat Engn, Busan 47340, South Korea
关键词
3D shape measurement; phase measuring profilometry (PMP); FPGA; high-level synthesis (HLS); real-time processing; REAL-TIME; PHASE; PROFILOMETRY;
D O I
10.3390/electronics13163282
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Three-dimensional(3D) shape measurement using point clouds has recently gained significant attention. Phase measuring profilometry (PMP) is widely preferred for its robustness against external lighting changes and high-precision results. However, PMP suffers from long computation times due to complex calculations and its high memory usage. It also faces a 2 pi ambiguity issue, as the measured phase is limited to the 2 pi range. This is typically resolved using dual-wavelength methods. However, these methods require separate measurements of phase changes at two wavelengths, increasing the data processing volume and computation times. Our study addresses these challenges by implementing a 3D shape measurement system on a System-on-Chip (SoC)-type Field-Programmable Gate Array (FPGA). We developed a PMP algorithm with dual-wavelength methods, accelerating it through high-level synthesis (HLS) on the FPGA. This hardware implementation significantly reduces computation time while maintaining measurement accuracy. The experimental results demonstrate that our system operates correctly on the SoC-type FPGA, achieving computation speeds approximately 11.55 times higher than those of conventional software implementations. Our approach offers a practical solution for real-time 3D shape measurement, potentially benefiting applications in fields such as quality control, robotics, and computer vision.
引用
收藏
页数:14
相关论文
共 50 条
  • [1] FPGA-based DFT system design, optimisation and implementation using high-level synthesis
    Tang, Shensheng
    Sinare, Monali
    Xie, Yi
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2022, 69 (01) : 47 - 61
  • [2] FPGA-based Implementation of the Stereo Matching Algorithm using High-Level Synthesis
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 1 - 7
  • [3] FPGA-Based Evaluation and Implementation of an Automotive RADAR Signal Processing System using High-Level Synthesis
    Luthra, Siddhant
    Khalid, Mohammed A. S.
    Oninda, Mohammad Abdul Moin
    2020 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2020,
  • [4] Optimization of FPGA-based LDPC decoder using high-level synthesis
    Choi, Geon
    Park, Kyeong-Bin
    Chung, Ki-Seok
    PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON COMMUNICATION AND INFORMATION PROCESSING (ICCIP 2018), 2018, : 256 - 259
  • [5] FPGA-Based Acceleration of Expectation Maximization Algorithm using High-Level Synthesis
    Momen, Mohammad Abdul
    Khalid, Mohammed A. S.
    Oninda, Mohammad Abdul Moin
    2019 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP), 2019, : 41 - 46
  • [6] HIGH-LEVEL FPGA-BASED IMPLEMENTATION OF A HYPERSPECTRAL ENDMEMBER EXTRACTION ALGORITHM
    Lopez, Sebastian
    Callico, Gustavo M.
    Medina, Anabella
    Lopez, Jose F.
    Sarmiento, Roberto
    2012 4TH WORKSHOP ON HYPERSPECTRAL IMAGE AND SIGNAL PROCESSING (WHISPERS), 2012,
  • [7] Bit-Level Optimization for High-Level Synthesis and FPGA-Based Acceleration
    Zhang, Jiyu
    Zhang, Zhiru
    Zhou, Sheng
    Tan, Mingxing
    Liu, Xianhua
    Cheng, Xu
    Gong, Jason
    FPGA 10, 2010, : 59 - 68
  • [8] High-Level Synthesis for the Design of FPGA-based Signal Processing Systems
    Casseau, Emmanuel
    Le Gal, Bertrand
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 25 - +
  • [9] LegUp: High-Level Synthesis for FPGA-Based Processor/Accelerator Systems
    Canis, Andrew
    Choi, Jongsok
    Aldham, Mark
    Zhang, Victor
    Kammoona, Ahmed
    Anderson, Jason
    Brown, Stephen
    Czajkowski, Tomasz
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 33 - 36
  • [10] An FPGA-Based LOCO-ANS Implementation for Lossless and Near-Lossless Image Compression Using High-Level Synthesis
    Alonso, Tobias
    Sutter, Gustavo
    de Vergara, Jorge Lopez E.
    ELECTRONICS, 2021, 10 (23)