A Cryptographic Hardware Engineering Course based on FPGA and Security Analysis Equipment

被引:0
|
作者
Lu, Zhaojun [1 ]
Chen, Qidong [2 ]
Xu, Peng [1 ]
Zhang, Jiliang [3 ]
Qu, Gang [4 ]
机构
[1] HUST Wuhan JinYinHu Lab, Sch Cyber Sci & Engn, Hubei Key Lab Distributed Syst Secur, Wuhan, Hubei, Peoples R China
[2] HUST, Sch Cyber Sci & Engn, Wuhan, Hubei, Peoples R China
[3] HNU Changsha, Coll Integrated Circuits, Coll Semicond, Changsha, Hunan, Peoples R China
[4] Univ Maryland, College Pk, MD 20742 USA
关键词
Cryptographic Hardware Engineering; Field Programmable Gate Array; Side-Channel Attack; Fault Injection Attack;
D O I
10.1145/3649476.3658755
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cryptographic Hardware Engineering (CHE) is an emerging field that amalgamates cryptography principles with hardware design and implementation. It plays an increasingly important role as secure and trustworthy computing and communication is needed in all applications. In order to introduce CHE into undergraduate curriculum to prepare the next generation workforce, students must have a solid theoretical foundation in cryptography, be proficient in digital circuit design, and have access to commercial design tools and equipment. In this paper, we report our experience in developing and teaching a CHE course for junior students. The course consists of three components that are complementary to each other: digital circuits and FPGA design fundamentals, hardware implementation of cryptographic algorithms, and security analysis of cryptographic hardware. Through this course, students get a good comprehension of CHE principles and gain hands-on experience in secure cryptographic hardware design and analysis.
引用
收藏
页码:706 / 711
页数:6
相关论文
共 50 条
  • [21] Hardware Trojan Design and Its Detection using Side-Channel Analysis on Cryptographic Hardware AES Implemented on FPGA
    Hanindhito, Bagus
    Kurniawan, Yusuf
    PROCEEDING OF 2019 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS (ICEEI), 2019, : 191 - 196
  • [22] Design and Analysis of Pairing Based Cryptographic Hardware for Prime Fields
    Ghosh, Santosh
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 363 - 364
  • [23] Implementation and characterization of flash-based hardware security primitives for cryptographic key generation
    Oh, Mi-Kyung
    Lee, Sangjae
    Kang, Yousung
    Choi, Dooho
    ETRI JOURNAL, 2023, 45 (02) : 346 - 357
  • [24] Improving security in Information Technology using cryptographic hardware modules
    Sanchez-Reillo, R
    Sanchez-Avila, C
    Lopez-Ongil, C
    Entrena-Arrontes, L
    36TH ANNUAL 2002 INTERNATIONAL CARNAHAN CONFERENCE ON SECURITY TECHNOLOGY, PROCEEDINGS, 2002, : 120 - 123
  • [25] Hardware-Assisted Security Mechanism: the Acceleration of Cryptographic Operations with Low Hardware Cost
    Chang, Jed Kao-Tung
    Liu, Shaoshan
    Gaudiot, Jean-Luc
    Liu, Chen
    2010 IEEE 29TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2010, : 327 - +
  • [26] Implementation and Analysis of Cryptographic Ciphers in FPGA
    Kumar, V. G. Kiran
    Rai, C. Shantharama
    EMERGING TECHNOLOGIES IN DATA MINING AND INFORMATION SECURITY, IEMIS 2018, VOL 1, 2019, 755 : 653 - 666
  • [27] Cryptographic protocol security analysis based on bounded constructing algorithm
    LI Xianxian & HUAI Jinpeng School of Computer
    Science in China(Series F:Information Sciences), 2006, (01) : 26 - 47
  • [28] FPGA-Based Hardware Accelerator on Portable Equipment for EEG Signal Patterns Recognition
    Xie, Yu
    Majoros, Tamas
    Oniga, Stefan
    ELECTRONICS, 2022, 11 (15)
  • [29] Cryptographic protocol security analysis based on bounded constructing algorithm
    Xianxian Li
    Jinpeng Huai
    Science in China Series F, 2006, 49 : 26 - 47
  • [30] Cryptographic protocol security analysis based on bounded constructing algorithm
    Li, XX
    Huai, JP
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2006, 49 (01): : 26 - 47