A Cryptographic Hardware Engineering Course based on FPGA and Security Analysis Equipment

被引:0
|
作者
Lu, Zhaojun [1 ]
Chen, Qidong [2 ]
Xu, Peng [1 ]
Zhang, Jiliang [3 ]
Qu, Gang [4 ]
机构
[1] HUST Wuhan JinYinHu Lab, Sch Cyber Sci & Engn, Hubei Key Lab Distributed Syst Secur, Wuhan, Hubei, Peoples R China
[2] HUST, Sch Cyber Sci & Engn, Wuhan, Hubei, Peoples R China
[3] HNU Changsha, Coll Integrated Circuits, Coll Semicond, Changsha, Hunan, Peoples R China
[4] Univ Maryland, College Pk, MD 20742 USA
关键词
Cryptographic Hardware Engineering; Field Programmable Gate Array; Side-Channel Attack; Fault Injection Attack;
D O I
10.1145/3649476.3658755
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cryptographic Hardware Engineering (CHE) is an emerging field that amalgamates cryptography principles with hardware design and implementation. It plays an increasingly important role as secure and trustworthy computing and communication is needed in all applications. In order to introduce CHE into undergraduate curriculum to prepare the next generation workforce, students must have a solid theoretical foundation in cryptography, be proficient in digital circuit design, and have access to commercial design tools and equipment. In this paper, we report our experience in developing and teaching a CHE course for junior students. The course consists of three components that are complementary to each other: digital circuits and FPGA design fundamentals, hardware implementation of cryptographic algorithms, and security analysis of cryptographic hardware. Through this course, students get a good comprehension of CHE principles and gain hands-on experience in secure cryptographic hardware design and analysis.
引用
收藏
页码:706 / 711
页数:6
相关论文
共 50 条
  • [31] Analysis of Cryptographic Algorithms on IoT Hardware platforms
    El-hajj, Mohammed
    Chamoun, Maroun
    Fadlallah, Ahmad
    Serhrouchni, Ahmed
    2018 2ND CYBER SECURITY IN NETWORKING CONFERENCE (CSNET), 2018,
  • [32] Multi-level Attacks: an Emerging Security Concern for Cryptographic Hardware
    Ali, Sk. Subidh
    Chakraborty, Rajat Subhra
    Mukhopadhyay, Debdeep
    Bhunia, Swamp
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1176 - 1179
  • [33] Securing Ventilators: Integrating Hardware Security Modules with SoftHSM and Cryptographic Algorithms
    Amael, Joshua Tito
    Istiyanto, Jazi Eko
    Hakim, Zaidan
    Sari, Rifda Hakima
    Frisky, Aufaclav Zatu Kusuma
    Natan, Oskar
    2024 33RD INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, ISIE 2024, 2024,
  • [34] Encrypt Hardware Device Based on Cryptographic Algorithm
    Cong, Chen
    INTELLIGENCE COMPUTATION AND EVOLUTIONARY COMPUTATION, 2013, 180 : 139 - 145
  • [35] Multi-level attacks: An emerging security concern for cryptographic hardware
    Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, West Bengal-721302, India
    不详
    Proc. Des. Autom. Test Eur. DATE, (1176-1179):
  • [36] Agent Protection based on the use of cryptographic hardware
    Munoz, Antonio
    Mana, Antonio
    Harjani, Rajesh
    Montenegro, Marioli
    2009 IEEE 33RD INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE, VOLS 1 AND 2, 2009, : 985 - 990
  • [37] A solution based on cryptographic hardware to protect agents
    Muñoz, Antonio
    Maña, Antonio
    Antón, Pablo
    Proceedings - 13th International Conference on Network-Based Information Systems, NBiS 2010, 2010, : 400 - 407
  • [38] Invited Tutorial: FPGA Hardware Security for Datacenters and Beyond
    Matas, Kaspar
    La, Tuan
    Grunchevski, Nikola
    Pham, Khoa
    Koch, Dirk
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 11 - 20
  • [39] Fault-based Attacks on Cryptographic Hardware
    Polian, Ilia
    Kreuzer, Martin
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 12 - 17
  • [40] Program Analysis of Cryptographic Implementations for Security
    Rahaman, Sazzadur
    Yao, Danfeng
    2017 IEEE CYBERSECURITY DEVELOPMENT (SECDEV), 2017, : 61 - 68