Design and Analysis of Pairing Based Cryptographic Hardware for Prime Fields

被引：0
|
作者：
Ghosh, Santosh [1 ]
机构：
[1] IIT Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
来源：
2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) | 2011年
关键词：
D O I：
10.1109/ISVLSI.2011.39
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work deals with the design and implementation of pairing based cryptographic hardware and its security analysis against side-channel and fault attacks.
引用
收藏
页码：363 / 364
页数：2
相关论文
共 50 条
  • [1] How to Design Hardware Prime Field Multipliers for Bilinear Pairing
    Fujimoto, Daisuke
    Nagahama, Yusuke
    Matsumoto, Tsutomu
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 203 - 204
  • [2] Parallel hardware architectures for the cryptographic Tate pairing
    Bertoni, G.
    Breveglieri, L.
    Fragneto, P.
    Pelosi, G.
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 186 - +
  • [3] Asynchronous cryptographic hardware design
    Teifel, John
    2006: 40th Annual IEEE International Carnahan Conferences Security Technology, Proceedings, 2006, : 221 - 227
  • [4] Hardware Design of Cryptographic Accelerator
    Hulic, Michal
    Vokorokos, Liberios
    Adam, Norbert
    Fecil'ak, Peter
    2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY, 2018, : 201 - 206
  • [5] Quantitative Analysis of Timing Channel Security in Cryptographic Hardware Design
    Mao, Baolei
    Hu, Wei
    Althoff, Alric
    Matai, Janarbek
    Tai, Yu
    Mu, Dejun
    Sherwood, Timothy
    Kastner, Ryan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (09) : 1719 - 1732
  • [6] Design and Analysis of Efficient Parallel Hardware Prime Generators
    Kim, Dong Kyue
    Choi, Piljoo
    Lee, Mun-Kyu
    Park, Heejin
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (05) : 564 - 581
  • [7] Investigation and Design of the Efficient Hardware-based RNG for Cryptographic Applications
    Razy, Ahmad Firdaus Mohamad
    Naziri, Siti Zarina Md
    Ismail, Rizalafande Che
    Idris, Norina
    2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 255 - 260
  • [8] A design of hardware cryptographic co-processor
    Fan, MY
    Wang, JH
    Wang, GW
    IEEE SYSTEMS, MAN AND CYBERNETICS SOCIETY INFORMATION ASSURANCE WORKSHOP, 2003, : 234 - 236
  • [9] Design of cellular automata hardware for cryptographic applications
    Franti, E
    Slav, C
    Balan, T
    Dascalu, M
    2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 463 - 466
  • [10] Design of Cryptographic Hardware Architecture for Mobile Computing
    Kim, Mooseop
    Kim, Youngsae
    Cho, Hyunsook
    JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2009, 5 (04): : 187 - 196
12345