Highly Fault-Tolerant Systolic-Array-Based Matrix Multiplication

被引:1
|
作者
Lu, Hsin-Chen [1 ]
Su, Liang-Ying [1 ]
Huang, Shih-Hsu [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Elect Engn, Taoyuan 320314, Taiwan
关键词
fault tolerance; integrated circuits; parallel processing; processing elements; reliability; IN REDUNDANCY ANALYSIS;
D O I
10.3390/electronics13091780
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Matrix multiplication plays a crucial role in various engineering and scientific applications. Cannon's algorithm, executed within two-dimensional systolic arrays, significantly enhances computational efficiency through parallel processing. However, as the matrix size increases, reliability issues become more prominent. Although the previous work has proposed a fault-tolerant mechanism, it is only suitable for scenarios with a limited number of faulty processing elements (PEs). This paper introduces a pair-matching mechanism, assigning a fault-free PE as a proxy for each faulty PE to execute its tasks. Our fault-tolerant mechanism comprises two stages: in the first stage, each fault-free PE completes its designated computations; in the second stage, computations intended for each faulty PE are executed by its assigned fault-free PE proxy. The experimental results demonstrate that compared to the previous work, our approach not only significantly improves the fault tolerance of systolic arrays (applicable to scenarios with a higher number of faulty PEs) but also reduces circuit areas. Therefore, the proposed approach proves effective in practical applications.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] Mapping matrix multiplication algorithm onto fault-tolerant systolic array
    Stojanovic, NM
    Milovanovic, EI
    Stojmenovic, I
    Milovanovic, IZ
    Tokic, TI
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2004, 48 (1-2) : 275 - 289
  • [2] A class of fault-tolerant systolic arrays for matrix multiplication
    Milovanovic, I. Z.
    Milovanovic, E. I.
    Stojcev, M. K.
    MATHEMATICAL AND COMPUTER MODELLING, 2011, 54 (1-2) : 140 - 151
  • [3] Orthogonal fault-tolerant systolic arrays for matrix multiplication
    Milovanovic, I. Z.
    Milovanovic, E. I.
    Stojcev, M. K.
    Bekakos, M. P.
    MICROELECTRONICS RELIABILITY, 2011, 51 (03) : 711 - 725
  • [4] Mapping matrix-vector multiplication algorithm onto fault-tolerant unidirectional systolic array
    Milovanovic, EI
    Stojanovic, NM
    Milovanovic, IZ
    TELSIKS 2005, PROCEEDINGS, VOLS 1 AND 2, 2005, : 65 - 68
  • [5] A FAULT-TOLERANT HEXAGONAL SYSTOLIC ARRAY
    AYKANAT, C
    OZGUNER, F
    INFORMATION PROCESSING LETTERS, 1992, 42 (04) : 187 - 196
  • [6] Hexagonal Arrays for Fault-Tolerant Matrix Multiplication
    Milovanovic, Emina I.
    Milovanovic, Igor Z.
    Stojcev, Mile K.
    FILOMAT, 2015, 29 (09) : 1969 - 1981
  • [7] FAULT-TOLERANT MATRIX TRIANGULARIZATIONS ON SYSTOLIC ARRAYS
    LUK, FT
    PARK, HS
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (11) : 1434 - 1438
  • [8] FAULT-TOLERANT DESIGN METHODOLOGY FOR SYSTOLIC ARRAY ARCHITECTURES
    ESONU, MO
    ALKHALILI, AJ
    HARIRI, S
    ALKHALILI, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (01): : 17 - 28
  • [9] OPTIMAL MATRIX MULTIPLICATION ON FAULT-TOLERANT VLSI ARRAYS
    VARMAN, PJ
    RAMAKRISHNAN, IV
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (02) : 278 - 283
  • [10] Fault-Tolerant Strassen-Like Matrix Multiplication
    Guney, Osman B.
    Oblokulov, Muhtasham
    Arslan, Suayb S.
    2020 28TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2020,