Modelling and simulation of hetero-dielectric surrounding gate TFET

被引:0
|
作者
Anand I.V. [1 ]
Samuel T.S.A. [1 ]
Vimala P. [2 ]
Shenbagavalli A. [1 ]
机构
[1] Department of ECE, National Engineering College, Kovilpatti
[2] Department of ECE, Dayananda Sagar College of Engineering, Bengaluru
关键词
Band to band tunnelling; Electric flux; Intensity; ON current;
D O I
10.4028/www.scientific.net/jnanor.62.47
中图分类号
学科分类号
摘要
Analytical modelling for a tri material cylindrical gate tunnel FET is developed in this paper. Poisson equation and parabolic approximation technique are employed to develop the analytical model of the proposed device. Inorder to eliminate the influence of short channel effects and the leakage current, a surrounding gate with three different work function materials is used. Stacked dielectric or hetero-dielectric is used to improve the ON current of device. Performance of the device has been analyzed with different gate material lengths such as 10 nm, 15 nm and 20 nm. The developed 2-D mathematical model is used to obtain results like drain current, surface potential and electrical field in the vertical and lateral direction. From the results, a reduction in the device limitations is inferred and the leakage current is also considerably reduced. It has been found from the presented results that the proposed device structure Tri Material Cylindrical Gate Tunnel FET (TM CG TFET) provides the improved ON state current (10-3A/μm) and reduced OFF state current (10-14A/μm). The accuracy of the results and characteristics of the device are evaluated using TCAD simulations. © 2020 Trans Tech Publications Ltd, Switzerland.
引用
收藏
页码:47 / 58
页数:11
相关论文
共 50 条
  • [1] Modelling and Simulation of Hetero-Dielectric Surrounding Gate TFET
    Anand, I. Vivek
    Samuel, T. S. Arun
    Vimala, P.
    Shenbagavalli, A.
    JOURNAL OF NANO RESEARCH, 2020, 62 : 47 - 58
  • [2] Analytical Modeling of a Triple Material Double Gate TFET with Hetero-Dielectric Gate Stack
    Gupta, Santosh Kumar
    Kumar, Satyaveer
    SILICON, 2019, 11 (03) : 1355 - 1369
  • [3] Analytical Modeling of a Triple Material Double Gate TFET with Hetero-Dielectric Gate Stack
    Santosh Kumar Gupta
    Satyaveer Kumar
    Silicon, 2019, 11 : 1355 - 1369
  • [4] Simulation Study for Dual Material Gate Hetero-Dielectric TFET: Static Performance Analysis for Analog Applications
    Upasana
    Narang, Rakhi
    Gupta, Mridula
    Saxena, Manoj
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [5] Modeling of Dual Gate Material Hetero-dielectric Strained PNPN TFET for Improved ON Current
    Tripty Kumari
    Priyanka Saha
    Dinesh Kumar Dash
    Subir Kumar Sarkar
    Journal of Materials Engineering and Performance, 2018, 27 : 2747 - 2753
  • [6] A hetero-dielectric stack gate SOI-TFET with back gate and its application as a digital inverter
    Mitra, Suman Kr.
    Goswami, Rupam
    Bhowmick, Brinda
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 92 : 37 - 51
  • [7] Modeling of Dual Gate Material Hetero-dielectric Strained PNPN TFET for Improved ON Current
    Kumari, Tripty
    Saha, Priyanka
    Dash, Dinesh Kumar
    Sarkar, Subir Kumar
    JOURNAL OF MATERIALS ENGINEERING AND PERFORMANCE, 2018, 27 (06) : 2747 - 2753
  • [8] Optimisation of Ion/Ioff and transconductance of germanium based dual metal gate hetero-dielectric TFET
    Gracia, D.
    Moni, D. Jackuline
    Nirmal, D.
    MICRO AND NANOSTRUCTURES, 2025, 202
  • [9] Drain current model for a hetero-dielectric single gate tunnel field effect transistor (HDSG TFET)
    Singh, Ajay Kumar
    Fui, Tan Chun
    Soong, Lim Way
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (03)
  • [10] Analysis of nanoscale digital circuits using novel drain-gate underlap DMG hetero-dielectric TFET
    Gracia, D.
    Nirmal, D.
    Moni, D. Jackuline
    MICROELECTRONICS JOURNAL, 2022, 119