EFFICIENT TESTS FOR CMOS VLSI CIRCUITS

被引：0

作者：

RADHAKRISHNAN, D ^{[1
]}

LAI, CM ^{[1
]}

机构：

[1] NATL SEMICOND CORP,SANTA CLARA,CA 95052

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS | 1991年 / 71卷 / 01期

基金：

美国国家航空航天局;

关键词：

D O I：

10.1080/00207219108925456

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new concept, the path testing approach, is introduced in this paper. This approach leads to the simultaneous testing of a set of MOS transistors in a particular path in a CMOS circuit instead of individual ones. Using this concept, we generate two procedures, one based on the Karnaugh map and the other based on a modified Quine-McCluskey tabular approach, to identify a minimal robust test set for a direct CMOS complementary gate. The test set derived from these procedures is implementation independent, and it can be used for detecting both single and multiple faults.

引用

页码：29 / 43

页数：15

共 50 条

[31] ETS-A: A new electrothermal simulator for CMOS VLSI circuits
Cheng, YK
Rosenbaum, E
Kang, SM
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 566 - 570
[32] Basic experimentation on accuracy of power estimation for CMOS VLSI circuits
Ishihara, T
Yasuura, H
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 117 - 120
[33] TaSi2 GATE FOR VLSI CMOS CIRCUITS.
Schwabe, Ulrich
Neppl, Franz
Jacobs, Erwin P.
IEEE Transactions on Electron Devices, 1984, ED-31 (07) : 988 - 992
[34] Dynamic circuits for CMOS and BiCMOS low power VLSI design
Zhu, Z
Carlson, BS
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 197 - 200
[35] HIGH-TEMPERATURE LATCHUP CHARACTERISTICS IN VLSI CMOS CIRCUITS
SHOUCAIR, FS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2424 - 2426
[36] PROBABILISTIC SIMULATION FOR RELIABILITY-ANALYSIS OF CMOS VLSI CIRCUITS
NAJM, FN
BURCH, R
YANG, P
HAJJ, IN
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (04) : 439 - 450
[37] A Circuit Technique for Leakage Power reduction in CMOS VLSI Circuits
Nandyala, Venkata Ramakrishna
Mahapatra, Kamala Kanta
2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
[38] CMOS sensors for on-line thermal monitoring of VLSI circuits
Technical Univ of Budapest, Budapest, Hungary
IEEE Trans Very Large Scale Integr VLSI Syst, 3 (270-276):
[39] Experimental analysis of power estimation models of CMOS VLSI circuits
Ishihara, T
Yasuura, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 480 - 486
[40] TWO LEVEL METAL CMOS PROCESS FOR VLSI CIRCUITS.
Barton, Don
Maze, Craig
Semiconductor International, 1985, 8 (01) : 98 - 102

← 1 2 3 4 5 →