EFFICIENT TESTS FOR CMOS VLSI CIRCUITS

被引：0

作者：

RADHAKRISHNAN, D ^{[1
]}

LAI, CM ^{[1
]}

机构：

[1] NATL SEMICOND CORP,SANTA CLARA,CA 95052

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS | 1991年 / 71卷 / 01期

基金：

美国国家航空航天局;

关键词：

D O I：

10.1080/00207219108925456

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new concept, the path testing approach, is introduced in this paper. This approach leads to the simultaneous testing of a set of MOS transistors in a particular path in a CMOS circuit instead of individual ones. Using this concept, we generate two procedures, one based on the Karnaugh map and the other based on a modified Quine-McCluskey tabular approach, to identify a minimal robust test set for a direct CMOS complementary gate. The test set derived from these procedures is implementation independent, and it can be used for detecting both single and multiple faults.

引用

页码：29 / 43

页数：15

共 50 条

[11] N-model tests for VLSI circuits
Yogi, Nitin
Agrawal, Vishwani D.
PROCEEDINGS OF THE 40TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2008, : 242 - 246
[12] Piecewise Linear Delay Modeling of CMOS VLSI Circuits
Chang, Jian
Johnson, Louis G.
Liu, Cheng
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1151 - +
[13] A timing analysis tool for VLSI CMOS synchronous circuits
Uebel, LF
Bampi, S
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 516 - 519
[14] Rapid estimation of the active capacitance of VLSI CMOS Circuits
Schwarzbacher, AT
Comiskey, PA
Foley, JB
Rodrigoues, J
Klemenz, F
PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 85 - 88
[15] A cycle-accurate joulemeter for CMOS VLSI circuits
Song, E
Choi, IC
Park, YK
Chae, SI
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 619 - 622
[16] CONFIGURABLE CMOS MULTIPLIER DIVIDER CIRCUITS FOR ANALOG VLSI
ISMAIL, M
BRANNEN, R
TAKAGI, S
FUJII, N
KHACHAB, NI
KHAN, R
AASERUD, O
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1994, 5 (03) : 219 - 234
[17] TASI2 GATE FOR VLSI CMOS CIRCUITS
SCHWABE, U
NEPPL, F
JACOBS, EP
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (07) : 988 - 992
[18] FAULT MODELING OF PHYSICAL FAILURES IN CMOS VLSI CIRCUITS
ZAGHLOUL, ME
GOBOVIC, D
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (12): : 1528 - 1543
[19] Design of VLSI CMOS circuits under thermal constraint
Daasch, WR
Lim, CH
Cai, G
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (08) : 589 - 593
[20] Approach for measuring crosstalk interference in CMOS VLSI circuits
Sainz, J.A.
Aguado, L.A.
Roca, M.
Aledo, A.
Maiz, J.A.
Informacion Tecnologica, 2000, 11 (02): : 159 - 166

← 1 2 3 4 5 →