THE 64K RAM REFRESH DISPUTE

被引：0
|
作者：
FORD, DC
机构：
来源：
ELECTRONIC PRODUCTS MAGAZINE | 1981年 / 23卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：38 / &
相关论文
共 50 条
  • [21] A HIGH-SPEED 64K CMOS RAM WITH BIPOLAR SENSE AMPLIFIERS
    MIYAMOTO, JI
    SAITO, S
    MOMOSE, H
    SHIBATA, H
    KANZAKI, K
    IZUKA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) : 557 - 563
  • [22] 64K 静态RAM松下半导体实验室
    电子器件, 1980, (S1) : 288 - 290
  • [23] A 17NS 64K CMOS RAM WITH A SCHMITT TRIGGER SENSE AMPLIFIER
    OCHII, K
    YASUDA, H
    KOBAYASHI, K
    KONDOH, T
    MASUOKA, F
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 64 - 65
  • [24] IS THERE LIFE AFTER 64K
    FOSS, RC
    ATKINS, JB
    CHEW, R
    HOFFMAN, K
    SHIHARA, M
    MOENCH, J
    RAO, MGR
    SANDER, W
    ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 102 - 103
  • [25] 150-NS, 150-MW, 64K DYNAMIC MOS RAM
    WADA, T
    TAKADA, M
    MATSUE, S
    KAMOSHIDA, M
    SUZUKI, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) : 607 - 611
  • [26] JAPAN AND THE 64K QUESTION
    MORGAN, C
    BYTE, 1982, 7 (05): : 6 - 10
  • [27] A BATTERY BACKUP 64K CMOS RAM WITH DOUBLE-LEVEL ALUMINUM TECHNOLOGY
    WATANABE, T
    HAYASI, M
    SASAKI, I
    AKATSUKA, Y
    TSUJIDE, T
    YAMAMOTO, H
    KUDOH, O
    TAKAHASHI, S
    HARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 494 - 498
  • [28] A DIVIDED WORD-LINE STRUCTURE IN THE STATIC RAM AND ITS APPLICATION TO A 64K FULL CMOS RAM
    YOSHIMOTO, M
    ANAMI, K
    SHINOHARA, H
    YOSHIHARA, T
    TAKAGI, H
    NAGAO, S
    KAYANO, S
    NAKANO, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 479 - 485
  • [29] 64K DSA ROM
    KAMURO, S
    SANO, K
    KIMURA, S
    AOKI, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (02) : 253 - 254
  • [30] A 64K BIPOLAR PROM
    FISHER, RM
    ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 114 - &
12345