VLSI IMPLEMENTATION OF A CORDIC SVD PROCESSOR

被引：0
|
作者：
CAVALLARO, JR
KELEHER, MP
PRICE, RH
THOMAS, GS
机构：
来源：
EIGHTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM | 1989年
关键词：
D O I：
暂无
中图分类号：
G40 [教育学];
学科分类号：
040101 ; 120403 ;
摘要：
引用
收藏
页码：256 / 260
页数：5
相关论文
共 50 条
  • [31] A Novel VLSI Design Of DCTQ Processor for FPGA Implementation
    Jain, Yogesh M.
    Jadhav, Aviraj R.
    Dixit, Harish V.
    Hindole, Akshay S.
    Vadakoott, Jithin R.
    Bilaye, Devendra S.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [32] DESIGN AND VLSI IMPLEMENTATION OF AN ACCESS PROCESSOR FOR A DECOUPLED ARCHITECTURE
    HULINA, PT
    KURIAN, L
    JOHN, EB
    CORAOR, LD
    MICROPROCESSORS AND MICROSYSTEMS, 1992, 16 (05) : 237 - 247
  • [33] Architectural design and FPGA implementation of radix-4 CORDIC processor
    Bhattacharyya, Kaushik
    Biswas, Rakesh
    Dhar, Anindya Sundar
    Banerjee, Swapna
    MICROPROCESSORS AND MICROSYSTEMS, 2010, 34 (2-4) : 96 - 101
  • [34] FPGA Implementation of Fixed Point CORDIC-SVD for E-skin Systems
    Ibrahim, Ali
    Valle, Maurizio
    Noli, Luca
    Chible, Hussein
    2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 318 - 321
  • [35] Datapath Design and Full Custom Implementation of Radix-2 CORDIC Processor
    Bi, Zhuo
    Dai, Yijun
    CEIS 2011, 2011, 15
  • [36] An efficient implementation of rotational radix-4 CORDIC based FFT processor
    Yasodai, A.
    Ramprasad, A., V
    2013 IEEE RECENT ADVANCES IN INTELLIGENT COMPUTATIONAL SYSTEMS (RAICS), 2013, : 37 - 42
  • [37] A CORDIC processor for FFT computation and its implementation using gallium arsenide technology
    Sarmiento, R
    Tobajas, F
    de Armas, V
    Esper-Chain, R
    Lopez, JF
    Montiel-Nelson, JA
    Nunez, A
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 18 - 30
  • [38] FPGA Implementation of a CORDIC-Based Joint Angle Processor for a Climbing Robot
    Juang, Ying-Shen
    Sung, Tze-Yun
    Ko, Lu-Ting
    Li, Ching-Lang
    INTERNATIONAL JOURNAL OF ADVANCED ROBOTIC SYSTEMS, 2013, 10
  • [39] Hardware implementation of a systolic antenna array signal processor based on cordic arithmetic
    Haller, B
    Streiff, M
    Fleisch, U
    Zimmermann, R
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 4141 - 4144
  • [40] VLSI implementation of fractal image compression processor for moving pictures
    Yamauchi, H
    Takeuchi, Y
    Imai, M
    PROCEEDINGS OF THE 27TH EUROMICRO CONFERENCE - 2001: A NET ODYSSEY, 2001, : 400 - 409
12345