VLSI IMPLEMENTATION OF A CORDIC SVD PROCESSOR

被引：0
|
作者：
CAVALLARO, JR
KELEHER, MP
PRICE, RH
THOMAS, GS
机构：
来源：
EIGHTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM | 1989年
关键词：
D O I：
暂无
中图分类号：
G40 [教育学];
学科分类号：
040101 ; 120403 ;
摘要：
引用
收藏
页码：256 / 260
页数：5
相关论文
共 50 条
  • [1] CORDIC ARITHMETIC FOR AN SVD PROCESSOR
    CAVALLARO, JR
    LUK, FT
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1988, 5 (03) : 271 - 290
  • [2] A floating point CORDIC based SVD processor
    Liu, Z
    Dickson, K
    McCanny, JV
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 194 - 203
  • [3] The design and implementation of SVD module with reduced hardware complexity and high-speed CORDIC processor
    Zhang, Xiao-Fan
    Li, Guang-Jun
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2015, 43 (04): : 738 - 742
  • [4] VLSI Implementation of Low Power Micro Cordic Processor for Real Time Antenna Array Applications
    Arasu, S. P. Valan
    Baulkani, S.
    Rhoda, S. P. Brightlin
    2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
  • [5] Cordic implementation of digital heterodyne filter in VLSI
    Kadam, S
    Soderstrand, M
    Johnson, L
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 529 - 532
  • [6] FAULT-TOLERANT VLSI PROCESSOR ARRAY FOR THE SVD
    CAVALLARO, JR
    NEAR, CD
    UYAR, MU
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 176 - 180
  • [7] A VLSI implementation of a cryptographic processor
    Lewis, M
    Simmons, S
    CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 821 - 826
  • [8] CORDIC based application specific instruction set processor for QRD/SVD
    Liu, Z
    Dickson, K
    McCanny, JV
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 1456 - 1460
  • [9] The VLSI Architecture and Implementation of a Low Complexity and Highly Efficient Configurable SVD Processor for MIMO Communication Systems
    Chen, Wei-Jhe
    Lai, Yu-An
    Shen, Chung-An
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (12) : 6231 - 6246
  • [10] The VLSI Architecture and Implementation of a Low Complexity and Highly Efficient Configurable SVD Processor for MIMO Communication Systems
    Wei-Jhe Chen
    Yu-An Lai
    Chung-An Shen
    Circuits, Systems, and Signal Processing, 2020, 39 : 6231 - 6246
12345