A VLSI implementation of a cryptographic processor

被引:0
|
作者
Lewis, M [1 ]
Simmons, S [1 ]
机构
[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7M 5W9, Canada
关键词
CPU; cryptography; low power;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Current CPU's and DSP's are not well equipped to deal with encryption for communication purposes. The fastest server CPUs cannot handle large numbers of secure connections while low power devices cannot meet the high throughput that new 3G networks are offering without severely sacrificing battery life. To combat these problems, a specialized Crypto-CPU was designed and simulated. The design utilizes new processor and low power design methodologies to create a general purpose processor optimized for cryptographic algorithms. Specialized encryption units and their corresponding instructions were added so that common cryptographic operations could be done quickly and efficiently. The design methodologies, efficiency, cost trade-offs, and simulated performance are presented in this paper.
引用
收藏
页码:821 / 826
页数:6
相关论文
共 50 条
  • [1] Implementation of a cryptographic co-processor
    Kakarountas, A. P.
    Michail, H.
    PROCEEDINGS OF THE 6TH WSEAS INTERNATIONAL CONFERENCE ON INFORMATION SECURITY AND PRIVACY (ISP '07): ADVANCED TOPICS IN INFORMATION SECURITY AND PRIVACY, 2007, : 160 - 165
  • [2] A new cryptographic system and its VLSI implementation
    Yen, JC
    Chen, HC
    Jou, SS
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 221 - 224
  • [3] VLSI IMPLEMENTATION OF A CORDIC SVD PROCESSOR
    CAVALLARO, JR
    KELEHER, MP
    PRICE, RH
    THOMAS, GS
    EIGHTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, 1989, : 256 - 260
  • [4] VLSI Implementation of Image Scaling Processor
    Priya, Gowthami P.
    Vairavel, G.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [5] VLSI Implementation of Boolean Algebra based Cryptographic Algorithm
    Ammu, S.
    Ajai, Remya A. S.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 2102 - 2105
  • [6] VLSI implementation of a real time fuzzy processor
    Cardarilli, GC
    Re, M
    Lojacono, R
    JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 1998, 6 (03) : 389 - 401
  • [7] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [8] An improved VLSI implementation method of FFT processor
    Liu, Guihua
    Feng, Quanyuan
    2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 131 - +
  • [9] A VLSI Implementation of an Adaptive Genetic Algorithm Processor
    Jayashree, M.
    Ranjith, C.
    Rani, S. P. Joy Vasantha
    2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
  • [10] FPGA implementation of a microcoded elliptic curve cryptographic processor
    Leung, KH
    Ma, KW
    Wong, WK
    Leong, PHW
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 68 - 76