ANALYTICAL APPROACH OF UNDETECTABLE BRIDGING FAULTS IN COMBINATIONAL CIRCUITS

被引：0

作者：

Bucur, I. I. ^{[1
]}

机构：

[1] Univ Politehn Bucuresti, Dept Comp Sci, Bucharest, Romania

来源：

UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE | 2006年 / 68卷 / 03期

关键词：

bridge defects; bridging fault models; resistive bridging faults; fault simulation; undetectable bridging faults; multiple bridging faults; stuck-at faults; induced wired-AND; induced wired-OR; nMOS circuits; TTL; Boolean differential calculus; exclusive; disjunctive expansion; discrete Taylor expansion;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Physical faults include bridging faults, break (open) faults, transistor stuckon and transistor stuck-off. Compared to traditional gate-level stuck-at faults, physical faults more closely represent realistic faults appearing at the gate level and transistor level. Analytical modeling for such faults, used for design and testability, is still a new and emerging area. Undetectable bridging faults belong to hard to detect faults class and can invalidate several sets of tests designed for classical stuck-at faults. This work defines an analytical characterization for undetectable bridging faults using discrete analysis mathematical approach.

引用

页码：63 / 74

页数：12

共 50 条

[31] Diagnostic simulation of stuck-at faults in combinational circuits
Chakravarty, S
Gong, YM
Venkataraman, S
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (01): : 87 - 97
[32] DISCUSSION ON STUCK-AT FAULTS IN COMBINATIONAL-CIRCUITS
GURAN, H
HALICI, U
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (01) : 7 - 14
[33] TESTING FOR STUCK FAULTS IN CMOS COMBINATIONAL-CIRCUITS
ISMAEEL, AA
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 191 - 197
[34] Theorems for identifying undetectable faults in partial-scan circuits
Pomeranz, I
Reddy, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (08) : 1092 - 1097
[35] On Clustering of Undetectable Transition Faults in Standard-Scan Circuits
Pomeranz, Irith
2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 128 - 133
[36] STUCK-AT FAULT-TESTS IN THE PRESENCE OF UNDETECTABLE BRIDGING FAULTS
YAMADA, T
NANYA, T
IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (08) : 758 - 761
[37] ANALYSIS OF DIAGNOSTIC TESTS FOR COMBINATIONAL CIRCUITS BY METHOD OF BACKTRACKING OF FAULTS
UBAR, RR
AUTOMATION AND REMOTE CONTROL, 1977, 38 (08) : 1254 - 1260
[38] On the Synthesis of Unidirectional Combinational Circuits Detecting All Single Faults
Sapozhnikov, Valery
Sapozhnikov, Vladimir
Efanov, Dmitry
Blyudov, Anton
2014 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2014,
[39] DIAGNOSING SINGLE FAULTS IN FANOUT-FREE COMBINATIONAL CIRCUITS
MARKOWSKY, G
IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (11) : 863 - 864
[40] Test generation for primitive path delay faults in combinational circuits
Tekumalla, RC
Menon, PR
1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 636 - 641

← 1 2 3 4 5 →