Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications

被引:2
|
作者
Kundu, Atanu [1 ]
Dutta, Arka [2 ]
Sarkar, Chandan K. [2 ]
机构
[1] Heritage Inst Technol, Dept Elect & Commun Engn, Kolkata 700107, India
[2] Jadavpur Univ, Dept Elect & Telecommun Engn, Nano Device Simulat Lab, Kolkata 700032, India
关键词
Analog Performance; RF Performance; Underlap DG MOSFET; Dual Metal Gate; Carrier Transport;
D O I
10.1166/jolpe.2015.1415
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a systematic comparative study on effect of asymmetric spacer, on Analog/RF performance of Asymmetric Underlap (ASYM-UDL) Dual Material Gate (DMG) DG NMOSFETs. The asymmetric spacer in ASYM-UDLDMG DG NMOSFETs is proposed for the first time and the performance improvement of the device is compared with the Symmetry Underlap (SYM-UDL) DMG DG NMOSFET having symmetric spacer. The performance of the devices is compared in relation to the analog/RF parameters, the on current (I-on), the transconductance (g(m)), the transconductance generation factor (g(m)/I-d), the intrinsic gain (g(m)R(o)), the intrinsic capacitances, the intrinsic resistances, the transport delay and the inductance. The analysis suggested that the average I-on, g(m), and g(m)R(o), increases by 62.150%, 53.113% and 30.837% respectively compared to the SYM-UDL DMG DG NMOSFET.
引用
收藏
页码:509 / 516
页数:8
相关论文
共 50 条
  • [41] Impact of Drain Underlap and High Bandgap Strip on Cylindrical Gate All Around Tunnel FET and its Influence on Analog/RF Performance
    Dutt, Arya
    Tiwari, Sanjana
    Upadhyay, Abhishek Kumar
    Mathew, Ribu
    Beohar, Ankur
    SILICON, 2022, 14 (15) : 9789 - 9796
  • [42] Investigation of novel attributes of single halo dual-material double gate MOSFETs for analog/RF applications
    Mohankumar, N.
    Syamal, Binit
    Sarkar, C. K.
    MICROELECTRONICS RELIABILITY, 2009, 49 (12) : 1491 - 1497
  • [43] Gate-stack optimization of a vertically stacked nanosheet FET for digital/analog/RF applications
    Shubham Tayal
    Sandip Bhattacharya
    J. Ajayan
    Laxman Raju Thoutam
    Deboraj Muchahary
    Sunil Jadav
    Bal Krishan
    M. Nizamuddin
    Journal of Computational Electronics, 2022, 21 : 608 - 617
  • [44] Optimization of gate-stack in junctionless Si-nanotube FET for analog/RF applications
    Tayal, Shubham
    Nandi, Ashutosh
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2018, 80 : 63 - 67
  • [45] Gate-stack optimization of a vertically stacked nanosheet FET for digital/analog/RF applications
    Tayal, Shubham
    Bhattacharya, Sandip
    Ajayan, J.
    Thoutam, Laxman Raju
    Muchahary, Deboraj
    Jadav, Sunil
    Krishan, Bal
    Nizamuddin, M.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (03) : 608 - 617
  • [46] Study the impact of graphene channel over conventional silicon on DC/analog and RF performance of DG dual-material-gate VTFET
    Zohmingliana
    Choudhuri, Bijit
    Bhowmick, Brinda
    MICROELECTRONICS JOURNAL, 2022, 128
  • [47] A new T-Shaped Source/Drain Extension (T-SSDE) Gate Underlap GAA MOSFET with enhanced subthreshold analog/RF performance for low power applications
    Kumar, Manoj
    Haldar, Subhasis
    Gupta, Mridula
    Gupta, R. S.
    SOLID-STATE ELECTRONICS, 2014, 101 : 13 - 17
  • [48] UTBB SOI MOSFETs with Gate-Source/Drain Underlap and Ground Plane (GP) Structures for Analog/RF Applications
    Othman, Noraini
    Arshad, M. K. Md
    Sabki, S. N.
    Kasjoo, S. R.
    Hashim, U.
    2016 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE) PROCEEDINGS, 2016, : 133 - 136
  • [49] Study of Temperature Effect on Analog/RF and Linearity Performance of Dual Material Gate (DMG) Vertical Super-Thin Body (VSTB) FET
    Barman, Kuheli Roy
    Baishya, Srimanta
    SILICON, 2021, 13 (06) : 1993 - 2002
  • [50] Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET
    Kavi, Kavindra Kumar
    Tripathi, Shweta
    Mishra, R. A.
    Kumar, Sanjay
    SILICON, 2022, 14 (15) : 10101 - 10113