Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications

被引:2
|
作者
Kundu, Atanu [1 ]
Dutta, Arka [2 ]
Sarkar, Chandan K. [2 ]
机构
[1] Heritage Inst Technol, Dept Elect & Commun Engn, Kolkata 700107, India
[2] Jadavpur Univ, Dept Elect & Telecommun Engn, Nano Device Simulat Lab, Kolkata 700032, India
关键词
Analog Performance; RF Performance; Underlap DG MOSFET; Dual Metal Gate; Carrier Transport;
D O I
10.1166/jolpe.2015.1415
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a systematic comparative study on effect of asymmetric spacer, on Analog/RF performance of Asymmetric Underlap (ASYM-UDL) Dual Material Gate (DMG) DG NMOSFETs. The asymmetric spacer in ASYM-UDLDMG DG NMOSFETs is proposed for the first time and the performance improvement of the device is compared with the Symmetry Underlap (SYM-UDL) DMG DG NMOSFET having symmetric spacer. The performance of the devices is compared in relation to the analog/RF parameters, the on current (I-on), the transconductance (g(m)), the transconductance generation factor (g(m)/I-d), the intrinsic gain (g(m)R(o)), the intrinsic capacitances, the intrinsic resistances, the transport delay and the inductance. The analysis suggested that the average I-on, g(m), and g(m)R(o), increases by 62.150%, 53.113% and 30.837% respectively compared to the SYM-UDL DMG DG NMOSFET.
引用
收藏
页码:509 / 516
页数:8
相关论文
共 50 条
  • [31] A new trench double gate junctionless FET: A device for switching and analog/RF applications
    Garg, Aanchal
    Singh, Balraj
    Singh, Yashvir
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 118
  • [32] Mathematical modeling insight of hetero gate dielectric-dual material gate-GAA-tunnel FET for VLSI/analog applications
    Jaya Madan
    R. S. Gupta
    Rishu Chaujar
    Microsystem Technologies, 2017, 23 : 4091 - 4098
  • [33] Mathematical modeling insight of hetero gate dielectric-dual material gate-GAA-tunnel FET for VLSI/analog applications
    Madan, Jaya
    Gupta, R. S.
    Chaujar, Rishu
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (09): : 4091 - 4098
  • [34] Drain Current Modelling of Asymmetric Junctionless Dual Material Double Gate MOSFET with High K Gate Stack for Analog and RF Performance
    Basak, Arighna
    Sarkar, Angsuman
    SILICON, 2022, 14 (01) : 75 - 86
  • [35] Drain Current Modelling of Asymmetric Junctionless Dual Material Double Gate MOSFET with High K Gate Stack for Analog and RF Performance
    Arighna Basak
    Angsuman Sarkar
    Silicon, 2022, 14 : 75 - 86
  • [36] Symmetric/Asymmetric Underlap DG-MOSFET: A Study of Analog/RF Performance using Non-Quasi Static Approach
    Mandal, Amrita
    Saha, Dippiya
    Ghosal, Drimit
    Bhattacharya, Saheli
    Kundu, Atanu
    Kar, Mousiki
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 837 - 840
  • [37] Impact of Gate Underlap Design on Analog and RF Performance for 20nm Tri-Material Double Gate(TMDG) MOSFET
    Rahman, Md. Sazzadur
    Ahmed, Nabil
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 1059 - 1064
  • [38] A two-dimensional (2D) analytical subthreshold swing and transconductance model of underlap dual-material double-gate (DMDG) MOSFET for analog/RF applications
    Narendar, Vadthiya
    Rai, Saurabh
    Tiwari, Siddharth
    Mishra, R. A.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 274 - 289
  • [39] Impact of Drain Underlap and High Bandgap Strip on Cylindrical Gate All Around Tunnel FET and its Influence on Analog/RF Performance
    Arya Dutt
    Sanjana Tiwari
    Abhishek Kumar Upadhyay
    Ribu Mathew
    Ankur Beohar
    Silicon, 2022, 14 : 9789 - 9796
  • [40] Characterization of tunnel fet for ultra low power analog applications
    Brinds, A. A. (brinda.preethi@gmail.com), 1600, Asian Research Publishing Network (ARPN) (42):