Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications

被引:2
|
作者
Kundu, Atanu [1 ]
Dutta, Arka [2 ]
Sarkar, Chandan K. [2 ]
机构
[1] Heritage Inst Technol, Dept Elect & Commun Engn, Kolkata 700107, India
[2] Jadavpur Univ, Dept Elect & Telecommun Engn, Nano Device Simulat Lab, Kolkata 700032, India
关键词
Analog Performance; RF Performance; Underlap DG MOSFET; Dual Metal Gate; Carrier Transport;
D O I
10.1166/jolpe.2015.1415
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a systematic comparative study on effect of asymmetric spacer, on Analog/RF performance of Asymmetric Underlap (ASYM-UDL) Dual Material Gate (DMG) DG NMOSFETs. The asymmetric spacer in ASYM-UDLDMG DG NMOSFETs is proposed for the first time and the performance improvement of the device is compared with the Symmetry Underlap (SYM-UDL) DMG DG NMOSFET having symmetric spacer. The performance of the devices is compared in relation to the analog/RF parameters, the on current (I-on), the transconductance (g(m)), the transconductance generation factor (g(m)/I-d), the intrinsic gain (g(m)R(o)), the intrinsic capacitances, the intrinsic resistances, the transport delay and the inductance. The analysis suggested that the average I-on, g(m), and g(m)R(o), increases by 62.150%, 53.113% and 30.837% respectively compared to the SYM-UDL DMG DG NMOSFET.
引用
收藏
页码:509 / 516
页数:8
相关论文
共 50 条
  • [21] Analog/RF performance comparison of Underlap Gate Stack DG NMOSFETs in sub 65nm regime
    Pandit, Payel
    Rakshit, Nirmalya
    Chakraborty, Soumadeep
    Dutta, Mainak
    Kundu, Atanu
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 594 - 598
  • [22] Analog/RF Performance Investigation of Dopingless FET for Ultra-Low Power Applications
    Sirohi, Ankit
    Sahu, Chitrakant
    Singh, Jawar
    IEEE ACCESS, 2019, 7 : 141810 - 141816
  • [23] Influence of Germanium Source Dual Halo Dual Dielectric Triple Material Surrounding Gate Tunnel FET for Improved Analog/RF Performance
    Venkatesh, M.
    Suguna, M.
    Balamurugan, N. B.
    SILICON, 2020, 12 (12) : 2869 - 2877
  • [24] Influence of Germanium Source Dual Halo Dual Dielectric Triple Material Surrounding Gate Tunnel FET for Improved Analog/RF Performance
    M. Venkatesh
    M. Suguna
    N. B. Balamurugan
    Silicon, 2020, 12 : 2869 - 2877
  • [25] Dual Material Gate Dopingless InAs TFET for Low Power Applications
    Haris, Mohd
    Loan, Sajad A.
    Mainuddin
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2017, : 114 - 117
  • [26] Study of Effective Graded Oxide Capacitance and Length Variation on Analog, RF and Power Performances of Dual Gate Underlap MOS-HEMT
    Sneha Ghosh
    Anindita Mondal
    Mousiki Kar
    Atanu Kundu
    Silicon, 2022, 14 : 3383 - 3393
  • [27] Study of Effective Graded Oxide Capacitance and Length Variation on Analog, RF and Power Performances of Dual Gate Underlap MOS-HEMT
    Ghosh, Sneha
    Mondal, Anindita
    Kar, Mousiki
    Kundu, Atanu
    SILICON, 2022, 14 (07) : 3383 - 3393
  • [28] Asymmetric Drain Extension Dual-kk Trigate Underlap FinFET Based on RF/Analog Circuit
    Han, Ke
    Qiao, Guohui
    Deng, Zhongliang
    Zhang, Yannan
    MICROMACHINES, 2017, 8 (11):
  • [29] Dual-Gate Junctionless FET on SOI for High Frequency Analog Applications
    Garg, Aanchal
    Singh, Balraj
    Singh, Yashvir
    SILICON, 2021, 13 (09) : 2835 - 2843
  • [30] Dual-Gate Junctionless FET on SOI for High Frequency Analog Applications
    Aanchal Garg
    Balraj Singh
    Yashvir Singh
    Silicon, 2021, 13 : 2835 - 2843