A COMPREHENSIVE STUDY ON P+ POLYSILICON-GATE MOSFETS INSTABILITY WITH FLUORINE INCORPORATION

被引:53
|
作者
SUNG, JJ
LU, CY
机构
[1] AT&T Bell Laboratories, Allentown
关键词
D O I
10.1109/16.62294
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A device characteristics instability in MOSFET’s associated with fluorine incorporation in the p + -gate is presented. MOSFETs with BF2 or boron-implanted polysilicon gates were processed identically except at gate implantation. A substantial shift and fluctuation in threshold voltage of MOSFETs with BF2-implanted gate were observed even under moderate annealing conditions, while the boron-implanted gate devices still exhibited normal characteristics. The threshold voltage was found to shift more positively and the subthreshold swing shifted to a large value as the fluorine concentration increased in the gate. The physical causes accounting for the threshold voltage shift are identified to be the fluorine-enhanced boron penetration and/or negative charge generation. A detailed examination on the p+ -gate MOS-FET devices with various gate lengths, which received the same amount of fluorine dose at gate implantation, revealed that the long gate-length device had an abnormal abrupt turn-on Id−Vg characteristics, while the submicrometer gate-length devices appeared to be normal. The abnormal turn-on Id−Vg characteristics associated with long gate-length p+-gate devices vanished by subjecting the device to the X-ray irradiation and/or to a high voltage dc stressing at source/drain. The C-V characteristics of MOS structure of various gate dopants, processing ambients, doping concentration, and annealing conditions were studied. Based on all experimental results, the degradation model of p +-gate devices is presented. The incorporation of fluorine into p + -gate is to enhance boron penetration through thin gate oxide into silicon substrate and create negative-charge interface states. The addition of H/OH species into F-rich gate oxide will further aggravate the extent of F-enhanced boron penetration by annealing out the negative-charge interface states. The proposed model explains the subtle difference in the electrical characteristics observed in the long and short BF2-implanted devices. © 1990 IEEE
引用
收藏
页码:2312 / 2321
页数:10
相关论文
共 50 条
  • [31] BORON-DIFFUSION EFFECTS FROM P+ POLYSILICON GATE IN THIN THERMAL OXIDE AND PLASMA NITRIDED OXIDE
    PIOT, B
    BARLA, K
    GARCIN, B
    STRABONI, A
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 475 - 478
  • [32] TECHNOLOGY LIMITATIONS FOR N+/P+ POLYCIDE GATE CMOS DUE TO LATERAL DOPANT DIFFUSION IN SILICIDE POLYSILICON LAYERS
    CHU, CL
    CHIN, G
    SARASWAT, KC
    WONG, SS
    DUTTON, R
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (12) : 696 - 698
  • [33] Investigation of low-frequency noise of 28-nm technology process of high-k/metal gate p-MOSFETs with fluorine incorporation
    Kao, Tsung-Hsien
    Chang, Shoou-Jinn
    Fang, Yean-Kuen
    Huang, Po-Chin
    Wang, Bo-Chin
    Wu, Chung-Yi
    Wu, San-Lein
    SOLID-STATE ELECTRONICS, 2016, 115 : 7 - 11
  • [34] A Comprehensive Study of Single-Electron Effects in Multiple-Gate MOSFETs
    Lee, Wei
    Su, Pin
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 25 - 26
  • [35] Improved ultrathin gate oxide integrity in p+-polysilicon-gate p-channel metal oxide semiconductor with medium-dose fluorine implantation
    Chen, CC
    Lin, HC
    Chang, CY
    Huang, TY
    Chien, CH
    Liang, MS
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2000, 3 (06) : 290 - 292
  • [36] A new observation of enhanced bias temperature instability in thin gate oxide p-MOSFETs
    Mahapatra, S
    Kumar, PB
    Alam, MA
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 337 - +
  • [37] Comprehensive Investigation of Gate Oxide Instability in 4H-SiC MOSFETs and MOS Capacitors Under High Gate Bias Stress
    Chen, Haonan
    Yu, Kanghua
    Ding, Jieqin
    Li, Chengzhan
    Wang, Jun
    Wang, Yuwei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1662 - 1669
  • [38] Photoluminescence study of resonant tunneling transistor with p+/n-junction gate
    Ohno, Y
    Kishimoto, S
    Maezawa, K
    Mizutani, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (01): : 35 - 40
  • [39] Effect of nitrogen profile and fluorine incorporation on negative-bias temperature instability of ultrathin plasma-nitrided SiON MOSFETs
    Terai, Masayuki
    Watanabe, Koji
    Fujieda, Shinji
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1658 - 1665
  • [40] STUDY OF BORON PENETRATION THROUGH THIN OXIDE WITH P+-POLYSILICON GATE
    SUN, JYC
    WONG, C
    TAUR, Y
    HSU, CH
    1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1989, : 17 - 18