A COMPREHENSIVE STUDY ON P+ POLYSILICON-GATE MOSFETS INSTABILITY WITH FLUORINE INCORPORATION

被引:53
|
作者
SUNG, JJ
LU, CY
机构
[1] AT&T Bell Laboratories, Allentown
关键词
D O I
10.1109/16.62294
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A device characteristics instability in MOSFET’s associated with fluorine incorporation in the p + -gate is presented. MOSFETs with BF2 or boron-implanted polysilicon gates were processed identically except at gate implantation. A substantial shift and fluctuation in threshold voltage of MOSFETs with BF2-implanted gate were observed even under moderate annealing conditions, while the boron-implanted gate devices still exhibited normal characteristics. The threshold voltage was found to shift more positively and the subthreshold swing shifted to a large value as the fluorine concentration increased in the gate. The physical causes accounting for the threshold voltage shift are identified to be the fluorine-enhanced boron penetration and/or negative charge generation. A detailed examination on the p+ -gate MOS-FET devices with various gate lengths, which received the same amount of fluorine dose at gate implantation, revealed that the long gate-length device had an abnormal abrupt turn-on Id−Vg characteristics, while the submicrometer gate-length devices appeared to be normal. The abnormal turn-on Id−Vg characteristics associated with long gate-length p+-gate devices vanished by subjecting the device to the X-ray irradiation and/or to a high voltage dc stressing at source/drain. The C-V characteristics of MOS structure of various gate dopants, processing ambients, doping concentration, and annealing conditions were studied. Based on all experimental results, the degradation model of p +-gate devices is presented. The incorporation of fluorine into p + -gate is to enhance boron penetration through thin gate oxide into silicon substrate and create negative-charge interface states. The addition of H/OH species into F-rich gate oxide will further aggravate the extent of F-enhanced boron penetration by annealing out the negative-charge interface states. The proposed model explains the subtle difference in the electrical characteristics observed in the long and short BF2-implanted devices. © 1990 IEEE
引用
收藏
页码:2312 / 2321
页数:10
相关论文
共 50 条
  • [41] Comparative study of p+/n+ gate modified saddle MOSFET and p+/n+ gate bulk FinFETs for sub-50 nm DRAM cell transistors
    Park, Ki-Heung
    Han, K. -R.
    Kim, Y. M.
    Choi, B. -K.
    Lee, Jong-Ho
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 112 - 113
  • [42] A comprehensive study of the corner effects in Pi-gate MOSFETs including quantum effects
    Ruiz, Francisco J. Garcia
    Godoy, Andres
    Gamiz, Francisco
    Sampedro, Carlos
    Donetti, Luca
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3369 - 3377
  • [43] Fluorine Incorporation in HfAlO Gate Dielectric for Defect Passivation and Effect on Electrical Characteristics of In0.53Ga0.47As n-MOSFETs
    Chin, Hock-Chun
    Gong, Xiao
    Wang, Lanxiang
    Yeo, Yee-Chia
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2010, 13 (12) : H440 - H442
  • [44] Mechanism of dynamic negative bias temperature instability of p-MOSFETs with 13 Å oxynitride gate dielectric
    Pan, TM
    Liu, CH
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (12) : G348 - G351
  • [45] Recovery of negative bias temperature instability induced degradation of p-MOSFETs with SiON gate dielectric
    Kim, Y. D.
    Han, S. U.
    Kang, H. S.
    Kang, B. K.
    MICROELECTRONIC ENGINEERING, 2008, 85 (09) : 1932 - 1936
  • [46] Hot-carrier reliability of N- and P-channel MOSFETS with polysilicon and CVD tungsten-polycide gate
    Lou, CL
    Chim, WK
    Chan, DSH
    Pan, Y
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1663 - 1666
  • [47] Suppression of boron penetration for P+ polysilicon gate electrodes by ultra-thin RPECVD nitride films in composite oxide-nitride dielectrics
    Wu, YD
    Lucovsky, G
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 288 - 291
  • [48] 3.3-kV 4H-SiC Split-Gate DMOSFET with Floating p+ Polysilicon for High-Frequency Applications
    Cha, Kyuhyun
    Yoon, Jongwoon
    Kim, Kwangsoo
    ELECTRONICS, 2021, 10 (06) : 1 - 13
  • [49] 2D quantum-mechanical modeling of a FinFET having on isolated n+/p+ gate region strapped with metal and polysilicon
    Kim, Han-Geon
    Kim, Joong-Sik
    Won, Taeyoung
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 50 (03) : 744 - 748
  • [50] Effects of process and gate doping species on negative-bias-temperature instability of p-channel MOSFETs
    Lee, DY
    Huang, TY
    Lin, HC
    Chiang, WJ
    Huang, GW
    Wanga, T
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (02) : G144 - G148