A 4-MB LOW-TEMPERATURE DRAM

被引:14
|
作者
HENKELS, WH
WEN, DS
MOHLER, RL
FRANCH, RL
BUCELOT, TJ
LONG, CW
BRACCHITTA, JA
COTE, WJ
BRONNER, GB
机构
[1] IBM CORP,CTR ADV SEMICOND TECHNOL,HOPEWELL JUNCTION,NY 12533
[2] IBM CORP,DIV GEN TECHNOL,ESSEX JUNCTION,VT 05402
关键词
D O I
10.1109/4.98967
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the characterization of the first DRAM fabricated in a technology specifically optimized for cryogenic operation. With the power supply adjusted to assure hot-electron reliability, the 25-ns 4-Mb low-temperature (LT) chips operated 3 x faster than conventional chips. The LT-optimized chips functioned properly with cycle times as fast as 45 ns, and with a toggle-mode data rate of 667 Mb/s. Wide operating margins and a very large process window for data retention were demonstrated; at a temperature of 85 K the storage retention time of the trench-capacitor memory cells exceeded 8 h. This work shows that the performance leverage offered by low temperature applies equally well to DRAM as it does to logic; there is no limitation inherent to memory.
引用
收藏
页码:1519 / 1529
页数:11
相关论文
共 50 条
  • [31] An integrated map with cosmid/PAC contigs of a 4-mb Down syndrome critical region
    Osoegawa, K
    Susukida, R
    Okano, S
    Kudoh, J
    Minoshima, S
    Shimizu, N
    DeJong, PJ
    Groet, J
    Ives, J
    Lehrach, H
    Nizetic, D
    Soeda, E
    GENOMICS, 1996, 32 (03) : 375 - 387
  • [32] A Cost Effective Test Screening Method on 40-nm 4-Mb Embedded SRAM for Low-power MCU
    Yokoyama, Yoshisato
    Ishii, Yuichiro
    Inada, Toshihiro
    Tanaka, Koji
    Tanaka, Miki
    Tsujihashi, Yoshiki
    Nii, Koji
    2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 17 - 20
  • [33] A 4-MB CMOS SRAM WITH A PMOS THIN-FILM-TRANSISTOR LOAD CELL
    OOTANI, T
    HAYAKAWA, S
    KAKUMU, M
    AONO, A
    KINUGAWA, M
    TAKEUCHI, H
    NOGUCHI, K
    YABE, T
    SATO, K
    MAEGUCHI, K
    OCHII, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1082 - 1092
  • [34] A CIRCUIT TECHNOLOGY FOR SUB-10-NS ECL 4-MB BICMOS DRAMS
    KAWAHARA, T
    KAWAJIRI, Y
    KITSUKAWA, G
    NAKAGOME, Y
    SAGARA, K
    KAWAMOTO, Y
    AKIBA, T
    KATO, S
    KAWASE, Y
    ITOH, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1530 - 1537
  • [35] A 4-Mb critical region for intrauterine growth retardation at 15q26
    Harada, N
    Shimokawa, O
    Nagai, T
    Kato, R
    Kondoh, T
    Niikawa, N
    Matsumoto, N
    CLINICAL GENETICS, 2002, 62 (04) : 340 - 342
  • [36] Investigation on Transient Ionizing Radiation Effects in a 4-Mb SRAM With Dual Supply Voltages
    Li, Tongde
    Zhao, Yuanfu
    Wang, Liang
    Shu, Lei
    Zheng, Hongchao
    Cao, Weiyi
    Yuan, Jingshuang
    Li, Junlin
    Wang, Chenhui
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2022, 69 (03) : 340 - 348
  • [37] A 20-NS 4-MB CMOS SRAM WITH HIERARCHICAL WORD DECODING ARCHITECTURE
    HIROSE, T
    KURIYAMA, H
    MURAKAMI, S
    YUZURIHA, K
    MUKAI, T
    TSUTSUMI, K
    NISHIMURA, Y
    KOHNO, Y
    ANAMI, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1068 - 1074
  • [39] ON A LOW-TEMPERATURE FORM OF KBIF4
    MATAR, S
    REAU, JM
    GRANNEC, J
    RABARDEL, L
    JOURNAL OF SOLID STATE CHEMISTRY, 1983, 50 (01) : 1 - 6
  • [40] THE LOW-TEMPERATURE STRUCTURE OF NBTE4
    KUSZ, J
    BOHM, H
    ACTA CRYSTALLOGRAPHICA SECTION B-STRUCTURAL SCIENCE, 1994, 50 : 649 - 655