SIMULTANEOUS SWITCHING GROUND NOISE CALCULATION FOR PACKAGED CMOS DEVICES

被引：114
|
作者：
SENTHINATHAN, R
PRINCE, JL
机构：
[1] Department of Electrical and Computer Engineering, University of Arizona, Tucson, AZ
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1991年 / 26卷 / 11期
关键词：
D O I：
10.1109/4.98995
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In the past, it was assumed that simultaneous switching noise created by CMOS outputs was directly proportional to the number of outputs switching simultaneously. Recent studies indicate that CMOS circuits exhibit sublinear behavior (due to the negative feedback influence) of power/ground noise (or bounce) as a function of the number of outputs switching simultaneously. Detailed electrical models, equations, and a trial architecture to calculate the switching noise are included. The results were compared to SPICE simulations and conventional power/ground noise calculations. The behavior of simultaneous switching noise as a function of constant-voltage (CV) device scaling is explained for small-geometry CMOS output drivers.
引用
收藏
页码：1724 / 1728
页数：5
相关论文
共 50 条
  • [21] Reducing simultaneous switching noise and EMI on ground/power planes by dissipative edge termination
    Novak, I
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 181 - 184
  • [22] Reducing simultaneous switching noise and EMI on ground/power planes by dissipative edge termination
    Novak, I
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 274 - 283
  • [23] Analysis and Calculation of Simultaneous Switching Noise in PDN for High Speed ICs in Embedded Systems
    Khaoula, Ait Belaid
    Hassan, Belahrach
    Hassan, Ayad
    PROCEEDINGS OF 2015 THIRD IEEE WORLD CONFERENCE ON COMPLEX SYSTEMS (WCCS), 2015,
  • [24] Simultaneous switching noise in FPGA and structure ASIC devices, methodologies for analysis, modeling, and validation
    Shi, Hong
    Liu, Geping
    Liu, Alan
    Pannikkat, Anil
    Ng, Kok Siang
    Yew, Yee Huan
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 229 - +
  • [25] Ground bounce calculation due to simultaneous switching in deep sub-micron integrated circuits
    Hekmat, M
    Mirabbasi, S
    Hashemi, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5617 - 5620
  • [26] A simulation study of simultaneous switching noise
    Chen, CT
    Zhao, J
    Chen, QL
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1102 - 1106
  • [27] Simultaneous switching noise in IBIS models
    Varma, A
    Lipa, S
    Glaser, A
    Steer, M
    Franzon, P
    2004 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD 1-3, 2004, : 1000 - 1004
  • [28] Method for the analysis of simultaneous switching noise on power/ground planes in high-speed MCM
    Yang, X.P.
    Li, Z.F.
    Cao, Y.
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2001, 35 (01): : 1 - 4
  • [29] Partial Placement of EBG on Both Power and Ground Planes for Broadband Suppression of Simultaneous Switching Noise
    Kwon, Jong Hwa
    Yook, Jong Gwan
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2009, E92B (07) : 2550 - 2553
  • [30] Analysis of simultaneous switching noise by short-circuit current in CMOS-single ended driver
    Kim, YJ
    Han, SW
    Park, KW
    Wee, JK
    Kih, JS
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1748 - 1751
12345