INTERFACE CHARACTERIZATION OF FULLY DEPLETED SOI MOSFET(S) BY A THRESHOLD-VOLTAGE METHOD

被引：7
|
作者：
YANG, PC
LI, SS
机构：
[1] Department of Electrical Engineering University of Florida, Gainesville
来源：
SOLID-STATE ELECTRONICS | 1993年 / 36卷 / 05期
关键词：
D O I：
10.1016/0038-1101(93)90254-N
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
[No abstract available]
引用
收藏
页码：801 / 802
页数：2
相关论文
共 50 条
  • [41] Strain and Dimension Effects on the Threshold Voltage of Nanoscale Fully Depleted Strained-SOI TFETs
    Li, Yu-Chen
    Zhang, He-Ming
    Liu, Shu-Lin
    Hu, Hui-Yong
    ADVANCES IN CONDENSED MATTER PHYSICS, 2015, 2015
  • [42] Reduction in threshold voltage fluctuation in fully-depleted SOI MOSFETs with back gate control
    Numata, T
    Noguchi, M
    Takagi, S
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 979 - 984
  • [43] Temperature-dependent model for threshold voltage and potential distribution of fully depleted SOI MOSFETs
    Tang, Junxiong
    Tang, Minghua
    Yang, Feng
    Zhang, Junjie
    Zhou, Yichun
    Zheng, Xuejun
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2008, 29 (01): : 45 - 49
  • [44] A simple analytical model for the front and back gate threshold voltages of a fully-depleted asymmetric SOI MOSFET
    Suh, Chung Ha
    SOLID-STATE ELECTRONICS, 2008, 52 (08) : 1249 - 1255
  • [45] On the Reliability of Interconnected CMOS Gates Considering MOSFET Threshold-Voltage Variations
    Sulieman, Mawahib Hussein
    NANO-NET, 2009, 20 : 251 - 258
  • [46] Simulation and analysis of fully depleted strained-Si SOI MOSFET
    Jing, Liu
    Yong, Gao
    Huang Yuan-Yuan
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 143 - 145
  • [47] An analytical continuous model of a fully depleted SOI MOSFET applicable for CAD
    Jurczak, M
    Jakubowski, A
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 351 - 354
  • [48] RF characterisation of fully depleted SOI MOSFET with Si substrate removed
    Chen, CL
    Burns, JA
    Warner, K
    Beard, WT
    ELECTRONICS LETTERS, 2002, 38 (05) : 256 - 257
  • [49] Noise modeling and performance in 0.15 μm fully depleted SOI MOSFET
    Pailloncy, G
    Iniguez, B
    Dambrine, G
    Dehan, M
    Raskin, JP
    Matsuhashi, H
    Delatte, P
    Danneville, F
    NOISE IN DEVICES AND CIRCUITS II, 2004, 5470 : 122 - 130
  • [50] Three-dimensional analytic modelling of front and back gate threshold voltages for small geometry fully depleted SOI MOSFET's
    Meel, Krishna
    Gopal, R.
    Bhatnagar, Deepak
    SOLID-STATE ELECTRONICS, 2011, 62 (01) : 174 - 184
12345