INTERFACE CHARACTERIZATION OF FULLY DEPLETED SOI MOSFET(S) BY A THRESHOLD-VOLTAGE METHOD

被引：7
|
作者：
YANG, PC
LI, SS
机构：
[1] Department of Electrical Engineering University of Florida, Gainesville
来源：
SOLID-STATE ELECTRONICS | 1993年 / 36卷 / 05期
关键词：
D O I：
10.1016/0038-1101(93)90254-N
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
[No abstract available]
引用
收藏
页码：801 / 802
页数：2
相关论文
共 50 条
  • [21] THRESHOLD VOLTAGE MODEL FOR DEEP-SUBMICROMETER FULLY DEPLETED SOI MOSFETS
    BANNA, SR
    CHAN, PCH
    KO, PK
    NGUYEN, CT
    CHAN, MS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1949 - 1955
  • [22] Analysis of the threshold voltage adjustment and floating body effect suppression for 0.1 mu m fully depleted SOI-MOSFET
    Koh, R
    Matsumoto, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1563 - 1568
  • [23] A unified analytical fully depleted and partially depleted SOI MOSFET model
    Jang, SL
    Huang, BR
    Ju, JJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (09) : 1872 - 1876
  • [24] A simple implanted backgate MOSFET for dynamic threshold control in fully-depleted SOI CMOS
    Tarr, NG
    Soreefan, R
    MacElwee, TW
    Snelgrove, WM
    Bazarjani, S
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 76 - 77
  • [25] Analytical threshold voltage model for ultrathin SOI MOSFET's
    Liu, XY
    Sun, HF
    Wu, DX
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 555 - 558
  • [26] Back gate effects on threshold voltage sensitivity to SOI thickness in fully-depleted SOI MOSFETs
    Noguchi, M
    Numata, T
    Mitani, Y
    Shino, T
    Kawanaka, S
    Oowaki, Y
    Toriumi, A
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (01) : 32 - 34
  • [27] INTERFACE CHARACTERIZATION OF FULLY DEPLETED SOI MOSFETS BY THE DYNAMIC TRANSCONDUCTANCE TECHNIQUE
    IOANNOU, DE
    ZHONG, XD
    MAZHARI, B
    CAMPISI, GJ
    HUGHES, HL
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (08) : 430 - 432
  • [28] A physically based compact device model for fully depleted and nearly fully depleted SOI MOSFET
    Banna, SR
    Chan, PCH
    Chan, M
    Ko, PK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) : 1914 - 1923
  • [29] A Quasi-Two-Dimensional Threshold Voltage Model for Fully Depleted SOI LDMOS
    Wu Xiu-long
    Chen Jun-ning
    Ke Dao-ming
    2008 4TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-31, 2008, : 1931 - 1933
  • [30] The effect of series resistance on threshold voltage measurement techniques for fully depleted SOI MOSFETs
    Wainwright, SP
    Hall, S
    Flandre, D
    SOLID-STATE ELECTRONICS, 1996, 39 (01) : 89 - 94
12345