PIPELINED IMPLEMENTATION OF RECURSIVE FILTER

被引:0
|
作者
LIM, YC
LIU, B
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1548 / 1551
页数:4
相关论文
共 50 条
  • [31] EFFICIENT IMPLEMENTATION OF DISCRETE COSINE TRANSFORM USING RECURSIVE FILTER STRUCTURE
    CHAN, YH
    CHAU, LP
    SIU, WC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1994, 4 (06) : 550 - 552
  • [32] A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC
    Khurana, Gaurav
    Kassim, Ashraf A.
    Chua, Tien Ping
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (02) : 536 - 540
  • [33] FINITE WORD EFFECTS IN PIPELINED RECURSIVE FILTERS
    PARHI, KK
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1991, 39 (06) : 1450 - 1454
  • [34] Hardware Implementation of 3D Pipelined Laplace Filter Based on Rotation Structures
    Poczekajlo, Pawel
    Wawryn, Krzysztof
    PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS - MIXDES 2017, 2017, : 276 - 280
  • [35] Recursive Pipelined Genetic Propagation for Bilevel Optimisation
    Shao, Shengjia
    Guo, Liucheng
    Guo, Ce
    Chau, Thomas C. P.
    Thomas, David B.
    Luk, Wayne
    Weston, Stephen
    2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [36] CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter
    Zheng, Muhan
    Luo, Yuanyong
    Pan, Hongbing
    Wang, Zhongfeng
    Xue, Yuan
    Journal of Signal Processing Systems, 2021, 93 (06) : 617 - 629
  • [37] CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter
    Zheng, Muhan
    Luo, Yuanyong
    Pan, Hongbing
    Wang, Zhongfeng
    Xue, Yuan
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (06): : 617 - 629
  • [38] Filter placement on a pipelined architecture
    Benoit, Anne
    Dufosse, Fanny
    Robert, Yves
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 1137 - 1144
  • [39] CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter
    Muhan Zheng
    Yuanyong Luo
    Hongbing Pan
    Zhongfeng Wang
    Yuan Xue
    Journal of Signal Processing Systems, 2021, 93 : 617 - 629
  • [40] FPGA Implementation of Modified Recursive Box Filter-Based Fast Bilateral Filter for Image Denoising
    Gollamandala Udaykiran Bhargava
    Sivakumar Vaazi Gangadharan
    Circuits, Systems, and Signal Processing, 2021, 40 : 1438 - 1457