共 50 条
- [11] Implementation of Folded FIR filter based on Pipelined Multiplier Array PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 667 - 672
- [12] New look-ahead algorithm for pipelined implementation of recursive digital filters 1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 3229 - 3232
- [13] High Throughput Pipelined Implementation Of Reconfigurable FIR Filter For SDR 2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 362 - 364
- [15] FILTER BANKS FOR TIME-RECURSIVE IMPLEMENTATION OF TRANSFORMS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (01): : 41 - 50
- [16] Filter Estimator by Deconvolution and Pseudoinverse: Recursive Description and Implementation COMPUTACION Y SISTEMAS, 2014, 18 (04): : 833 - 840
- [17] Efficient pipelined tunable heterodyne notch filter implementation in FPGA's ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 373 - 376
- [18] A pipelined digital differential matched filter FPGA implementation & VLSI design PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 75 - 78
- [19] FPGA Implementation of Low-Latency Recursive Median Filter 2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 312 - 318
- [20] HARDWARE IMPLEMENTATION OF A RECURSIVE DIGITAL-FILTER FOR MTI RADAR PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1975, 122 (02): : 137 - 141