1 MU-M MOSFET VLSI TECHNOLOGY .2. DEVICE DESIGNS AND CHARACTERISTICS FOR HIGH-PERFORMANCE LOGIC APPLICATIONS

被引：41
|
作者：
DENNARD, RH
GAENSSLEN, FH
WALKER, EJ
COOK, PW
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1979年 / 26卷 / 04期
关键词：
D O I：
10.1109/T-ED.1979.19431
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：325 / 333
页数：9
相关论文
共 50 条
  • [41] DESIGN AND REALIZATION OF VERY HIGH-PERFORMANCE 0.2 MU-M GATE GAAS-MESFETS
    VANBREMEERSCH, J
    CONSTANT, E
    ZIMMERMANN, J
    VALIN, I
    GODTS, P
    LEROY, A
    ELECTRONICS LETTERS, 1990, 26 (02) : 152 - 154
  • [42] FABRICATION OF HIGH-PERFORMANCE 512KB SRAMS IN 0.25 MU-M CMOS TECHNOLOGY USING X-RAY-LITHOGRAPHY
    VISWANATHAN, R
    SEEGER, D
    BRIGHT, A
    BUCELOT, T
    POMERENE, A
    PETRILLO, K
    BLAUNER, P
    AGNELLO, P
    WARLAUMONT, J
    CONWAY, J
    PATEL, D
    MICROELECTRONIC ENGINEERING, 1994, 23 (1-4) : 247 - 252
  • [43] HIGH-PERFORMANCE DC-PBH LASERS AT 1.52 MU-M BY A HYBRID MOVPE LPE PROCESS
    NELSON, AW
    WONG, S
    REGNAULT, JC
    HOBBS, RE
    MURRELL, DL
    WALLING, RH
    ELECTRONICS LETTERS, 1985, 21 (11) : 493 - 494
  • [44] A 0.8-MU-M ADVANCED SINGLE-POLY BICMOS TECHNOLOGY FOR HIGH-DENSITY AND HIGH-PERFORMANCE APPLICATIONS
    IRANMANESH, AA
    ILDEREM, V
    BISWAL, M
    BASTANI, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 422 - 426
  • [45] High-Performance InGaAs-on-Silicon Technology Platform For Logic and RF Applications
    Zota, Cezar B.
    Convertino, Clarissa
    Sousa, Marilyne
    Caimi, Daniele
    Moselund, Kirsten
    Czornomaz, Lukas
    2019 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS 2019), 2019,
  • [46] NOVEL 2-STEP SDB TECHNOLOGY FOR HIGH-PERFORMANCE THIN-FILM SOI/MOSFET APPLICATIONS
    XU, XL
    TONG, QY
    ELECTRONICS LETTERS, 1989, 25 (06) : 394 - 395
  • [47] 1.2 MU-M HIGH-PERFORMANCE DIRECT ION-IMPLANTED EMITTER BI/CMOS TECHNOLOGY IN COMPARISON WITH POLY-SI EMITTER
    IWAI, H
    NIITSU, Y
    SASAKI, G
    NORISHIMA, M
    SHINO, K
    SUGIMOTO, Y
    KANZAKI, K
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (06) : C265 - C266
  • [48] A high performance 0.25 mu m logic technology optimized for 1.8V operation
    Bohr, M
    Ahmed, SS
    Ahmed, SU
    Bost, M
    Ghani, T
    Greason, J
    Hainsey, R
    Jan, C
    Packan, P
    Sivakumar, S
    Thompson, S
    Tsai, J
    Yang, S
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 847 - 850
  • [49] A SCALED, HIGH-PERFORMANCE (4.5-FJ) BIPOLAR DEVICE IN A 0.35-MU-M HIGH-DENSITY BICMOS SRAM TECHNOLOGY
    TAFT, RC
    HAYDEN, JD
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (03) : 88 - 90
  • [50] CMOS SCALING IN THE 0.1-MU-M, 1.X-VOLT REGIME FOR HIGH-PERFORMANCE APPLICATIONS
    SHAHIDI, GG
    WARNOCK, JD
    COMFORT, J
    FISCHER, S
    MCFARLAND, PA
    ACOVIC, A
    CHAPPELL, TI
    CHAPPELL, BA
    NING, TH
    ANDERSON, CJ
    DENNARD, RH
    SUN, JYC
    POLCARI, MR
    DAVARI, B
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 229 - 244
12345