1 MU-M MOSFET VLSI TECHNOLOGY .2. DEVICE DESIGNS AND CHARACTERISTICS FOR HIGH-PERFORMANCE LOGIC APPLICATIONS

被引：41
|
作者：
DENNARD, RH
GAENSSLEN, FH
WALKER, EJ
COOK, PW
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1979年 / 26卷 / 04期
关键词：
D O I：
10.1109/T-ED.1979.19431
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：325 / 333
页数：9
相关论文
共 50 条
  • [21] HIGH-PERFORMANCE DIFFUSE-REFLECTANCE SPECTROSCOPY FROM 2 TO 18 MU-M
    WILLEY, RR
    JOURNAL OF THE OPTICAL SOCIETY OF AMERICA, 1974, 64 (10) : 1367 - 1367
  • [22] Pseudo-footless CMOS domino logic circuits for high-performance VLSI designs
    Wang, JS
    Shieh, SJ
    Yeh, C
    Yeh, YH
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 401 - 404
  • [23] A 3 MU-M NMOS HIGH-PERFORMANCE LPC SPEECH SYNTHESIZER CHIP
    RAHIER, MC
    DEFRAEYE, PJ
    GUEBELS, PP
    PATOVAN, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (03) : 349 - 359
  • [24] HIGH-PERFORMANCE 0.5 MU-M MANUFACTURING PROCESS FOR MMICS - YIELD PERSPECTIVE
    GOYAL, R
    GAGNON, MP
    GILBERT, J
    BIRNBAUM, J
    CHEN, A
    KRAWCHUK, B
    MICROWAVE JOURNAL, 1987, 30 (08) : 143 - &
  • [25] Designing in device reliability during the development of high-performance CMOS logic technology to 0.13μm
    Nayak, D
    Hao, MY
    Hijab, R
    1997 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1997, : 42 - 44
  • [26] Domino logic designs for high-performance and leakage-tolerant applications
    Moradi, Farshad
    Tuan Vu Cao
    Vatajelu, Elena I.
    Peiravi, Ali
    Mahmoodi, Hamid
    Wisland, Dag T.
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (03) : 247 - 254
  • [27] 0.18 mu m CMOS technology for high-performance, low-power, and RF applications
    Holloway, TC
    Dixit, GA
    Grider, DT
    Ashburn, SP
    Aggarwal, R
    Shih, A
    Zhang, X
    Misium, G
    Esquivel, AL
    Jain, M
    Madan, S
    Breedijk, T
    Singh, A
    Thakar, G
    Shinn, G
    Riemenschneider, B
    OBrien, S
    Frystak, D
    Kittl, J
    Amerasekera, A
    Aur, S
    Nicollian, P
    Aldrich, D
    Eklund, B
    Appel, A
    Bowles, C
    Parrill, T
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 13 - 14
  • [28] ADVANCED PROCESS DEVICE TECHNOLOGY FOR O.3-MU-M HIGH-PERFORMANCE BIPOLAR LSIS
    TAMAKI, Y
    SHIBA, T
    KURE, T
    OHYU, K
    NAKAMURA, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) : 1387 - 1391
  • [29] HIGH-PERFORMANCE PATTERN PLACEMENT METROLOGY ON DYNAMIC RANDOM-ACCESS MEMORY LAYERS OF 0.25 MU-M TECHNOLOGY
    TRUBE, J
    HUBER, HL
    BLASINGBANGERT, C
    RINN, K
    ROTH, KD
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (12B): : 6274 - 6276
  • [30] HIGH-PERFORMANCE AVALANCHE TRANSISTOR SWITCHOUT FOR EXTERNAL PULSE SELECTION AT 1.06 -MU-M
    DAVIS, SJ
    MURRAY, JE
    DOWNS, DC
    LOWDERMILK, WH
    APPLIED OPTICS, 1978, 17 (19): : 3184 - 3186
12345