STRUCTURE OF PARALLEL MULTIPLIERS FOR A CLASS OF FIELDS GF(2M)

被引:146
|
作者
ITOH, T
TSUJII, S
机构
关键词
D O I
10.1016/0890-5401(89)90045-X
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
引用
收藏
页码:21 / 40
页数:20
相关论文
共 50 条
  • [41] Simplified bit parallel systolic multipliers for special class of Galois field (2m) with testability
    Rahaman, H.
    Mathew, J.
    Jabir, A. M.
    Pradhan, D. K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 428 - 437
  • [42] Efficient Bit-Parallel GF(2m) Multiplier for a Large Class of Irreducible Pentanomials
    Cilardo, Alessandro
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 1001 - 1008
  • [43] Single error correcting finite field multipliers over GF(2m)
    Mathew, J.
    Costas, A.
    Jabir, A. M.
    Rahaman, H.
    Pradhan, D. K.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 33 - +
  • [44] Low complexity sequential normal basis multipliers over GF(2m)
    Reyhani-Masoleh, A
    Hasan, MA
    16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 188 - 195
  • [45] Design of multipliers for GF(2m) (vol 46, pg 419, 2010)
    Mao, Z.
    Shou, G.
    Hu, Y.
    Guo, Z.
    ELECTRONICS LETTERS, 2010, 46 (25) : 1702 - 1702
  • [46] Compact FPGA-based hardware architectures for GF(2m) multipliers
    Morales-Sandoval, Miguel
    Diaz-Perez, Arturo
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 649 - 652
  • [47] Pipelined systolic multiplier for finite fields GF(2m)
    Kim, HS
    Yoo, KY
    Kim, JJ
    Kim, TG
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS, 1999, : 1224 - 1229
  • [48] Unified parallel Systolic multiplier over GF(2m)
    Lee, Chiou-Yng
    Chen, Yung-Hui
    Chiou, Che-Wun
    Lin, Jim-Min
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2007, 22 (01) : 28 - 38
  • [49] An efficient Systolic multiplier for finite fields GF(2m)
    Kim, CH
    Han, SD
    Hong, CP
    PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 1366 - 1371
  • [50] Efficient reconfigurable implementation of canonical and normal basis multipliers over Galois fields GF(2m) generated by AOPs
    Imaña, JL
    Sánchez, JM
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 42 (03): : 285 - 296